OpenCores
URL https://opencores.org/ocsvn/usb_phy/usb_phy/trunk

Subversion Repositories usb_phy

[/] [usb_phy/] [trunk/] [doc/] [README.txt] - Blame information for rev 5

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 rudi
 
2
USB 1.1 PHY
3
==========
4
 
5
Status
6
------
7
This core is done. It was tested with a USB 1.1 core I have written on
8
a XESS XCV800 board with a a Philips PDIUSBP11A transceiver.
9
I have NOT yet tested it with my USB 2.0 Function IP core.
10
 
11
Test Bench
12
----------
13
There is no test bench, period !
14
Please don't email me asking for one, unless you want to hire me to
15
write one ! As I said above I have tested this core in real hardware and
16
it works just fine.
17
 
18
Documentation
19
-------------
20
Sorry, there is none. I just don't have the time to write it. I have tried
21
to follow the UTMI interface specification from USB 2.0 with one exception:
22
I have not added any error checking in the RX PHY, hence the RxError pin
23
is permanently tide to ground.
24 5 rudi
'phy_mode' selects between single ended and differential tx_phy output. See
25
Philips ISP 1105 transceiver data sheet for an explanation of it's MODE
26
select pin.
27
Currently this PHY only operates in Full-Speed mode. Required clock frequency
28
is 48MHz, from which the 12MHz USB transmit and receive clocks are derived.
29 2 rudi
 
30 5 rudi
 
31 2 rudi
Misc
32
----
33
The USB 1.1 Phy Project Page is:
34
http://www.opencores.org/cores/usb_phy
35
 
36
To find out more about me (Rudolf Usselmann), please visit:
37
http://www.asics.ws
38
 
39
 
40
Directory Structure
41
-------------------
42
[core_root]
43
 |
44
 +-doc                        Documentation
45
 |
46
 +-bench--+                   Test Bench
47 5 rudi
 |        +-verilog           Verilog Sources
48 2 rudi
 |        +-vhdl              VHDL Sources
49
 |
50
 +-rtl----+                   Core RTL Sources
51
 |        +-verilog           Verilog Sources
52
 |        +-vhdl              VHDL Sources
53
 |
54
 +-sim----+
55
 |        +-rtl_sim---+       Functional verification Directory
56
 |        |           +-bin   Makefiles/Run Scripts
57
 |        |           +-run   Working Directory
58
 |        |
59
 |        +-gate_sim--+       Functional & Timing Gate Level
60
 |                    |       Verification Directory
61
 |                    +-bin   Makefiles/Run Scripts
62
 |                    +-run   Working Directory
63
 |
64
 +-lint--+                    Lint Directory Tree
65
 |       +-bin                Makefiles/Run Scripts
66
 |       +-run                Working Directory
67
 |       +-log                Linter log & result files
68
 |
69
 +-syn---+                    Synthesis Directory Tree
70
 |       +-bin                Synthesis Scripts
71
 |       +-run                Working Directory
72
 |       +-log                Synthesis log files
73
 |       +-out                Synthesis Output

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.