1 |
25 |
sfielding |
# Copyright (C) 1991-2006 Altera Corporation
|
2 |
|
|
# Your use of Altera Corporation's design tools, logic functions
|
3 |
|
|
# and other software and tools, and its AMPP partner logic
|
4 |
|
|
# functions, and any output files any of the foregoing
|
5 |
|
|
# (including device programming or simulation files), and any
|
6 |
|
|
# associated documentation or information are expressly subject
|
7 |
|
|
# to the terms and conditions of the Altera Program License
|
8 |
|
|
# Subscription Agreement, Altera MegaCore Function License
|
9 |
|
|
# Agreement, or other applicable license agreement, including,
|
10 |
|
|
# without limitation, that your use is for the sole purpose of
|
11 |
|
|
# programming logic devices manufactured by Altera and sold by
|
12 |
|
|
# Altera or its authorized distributors. Please refer to the
|
13 |
|
|
# applicable agreement for further details.
|
14 |
|
|
|
15 |
|
|
|
16 |
|
|
# The default values for assignments are stored in the file
|
17 |
|
|
# usbHostSlaveAvalonWrap_assignment_defaults.qdf
|
18 |
|
|
# If this file doesn't exist, and for assignments not listed, see file
|
19 |
|
|
# assignment_defaults.qdf
|
20 |
|
|
|
21 |
|
|
# Altera recommends that you do not modify this file. This
|
22 |
|
|
# file is updated automatically by the Quartus II software
|
23 |
|
|
# and any changes you make may be lost or overwritten.
|
24 |
|
|
|
25 |
|
|
|
26 |
|
|
set_global_assignment -name FAMILY Cyclone
|
27 |
|
|
set_global_assignment -name DEVICE EP1C4F400C7
|
28 |
|
|
set_global_assignment -name TOP_LEVEL_ENTITY usbHostSlaveAvalonWrap
|
29 |
|
|
set_global_assignment -name ORIGINAL_QUARTUS_VERSION "6.0 SP1"
|
30 |
|
|
set_global_assignment -name PROJECT_CREATION_TIME_DATE "19:38:48 OCTOBER 06, 2006"
|
31 |
|
|
set_global_assignment -name LAST_QUARTUS_VERSION "6.0 SP1"
|
32 |
|
|
set_global_assignment -name VERILOG_FILE src/writeUSBWireData.v
|
33 |
|
|
set_global_assignment -name VERILOG_FILE src/directcontrol.v
|
34 |
|
|
set_global_assignment -name VERILOG_FILE src/dpMem_dc.v
|
35 |
|
|
set_global_assignment -name VERILOG_FILE src/endpMux.v
|
36 |
|
|
set_global_assignment -name VERILOG_FILE src/fifoMux.v
|
37 |
|
|
set_global_assignment -name VERILOG_FILE src/fifoRTL.v
|
38 |
|
|
set_global_assignment -name VERILOG_FILE src/getpacket.v
|
39 |
|
|
set_global_assignment -name VERILOG_FILE src/hctxportarbiter.v
|
40 |
|
|
set_global_assignment -name VERILOG_FILE src/hostcontroller.v
|
41 |
|
|
set_global_assignment -name VERILOG_FILE src/hostSlaveMux.v
|
42 |
|
|
set_global_assignment -name VERILOG_FILE src/hostSlaveMuxBI.v
|
43 |
|
|
set_global_assignment -name VERILOG_FILE src/lineControlUpdate.v
|
44 |
|
|
set_global_assignment -name VERILOG_FILE src/processRxBit.v
|
45 |
|
|
set_global_assignment -name VERILOG_FILE src/processRxByte.v
|
46 |
|
|
set_global_assignment -name VERILOG_FILE src/processTxByte.v
|
47 |
|
|
set_global_assignment -name VERILOG_FILE src/readUSBWireData.v
|
48 |
|
|
set_global_assignment -name VERILOG_FILE src/RxFifo.v
|
49 |
|
|
set_global_assignment -name VERILOG_FILE src/RxFifoBI.v
|
50 |
|
|
set_global_assignment -name VERILOG_FILE src/rxStatusMonitor.v
|
51 |
|
|
set_global_assignment -name VERILOG_FILE src/sctxportarbiter.v
|
52 |
|
|
set_global_assignment -name VERILOG_FILE src/sendpacket.v
|
53 |
|
|
set_global_assignment -name VERILOG_FILE src/sendpacketarbiter.v
|
54 |
|
|
set_global_assignment -name VERILOG_FILE src/sendpacketcheckpreamble.v
|
55 |
|
|
set_global_assignment -name VERILOG_FILE src/siereceiver.v
|
56 |
|
|
set_global_assignment -name VERILOG_FILE src/SIETransmitter.v
|
57 |
|
|
set_global_assignment -name VERILOG_FILE src/slavecontroller.v
|
58 |
|
|
set_global_assignment -name VERILOG_FILE src/slaveDirectcontrol.v
|
59 |
|
|
set_global_assignment -name VERILOG_FILE src/slaveGetpacket.v
|
60 |
|
|
set_global_assignment -name VERILOG_FILE src/slaveRxStatusMonitor.v
|
61 |
|
|
set_global_assignment -name VERILOG_FILE src/slaveSendpacket.v
|
62 |
|
|
set_global_assignment -name VERILOG_FILE src/sofcontroller.v
|
63 |
|
|
set_global_assignment -name VERILOG_FILE src/softransmit.v
|
64 |
|
|
set_global_assignment -name VERILOG_FILE src/speedCtrlMux.v
|
65 |
|
|
set_global_assignment -name VERILOG_FILE src/timescale.v
|
66 |
|
|
set_global_assignment -name VERILOG_FILE src/TxFifo.v
|
67 |
|
|
set_global_assignment -name VERILOG_FILE src/TxFifoBI.v
|
68 |
|
|
set_global_assignment -name VERILOG_FILE src/updateCRC5.v
|
69 |
|
|
set_global_assignment -name VERILOG_FILE src/updateCRC16.v
|
70 |
|
|
set_global_assignment -name VERILOG_FILE src/usbConstants_h.v
|
71 |
|
|
set_global_assignment -name VERILOG_FILE src/usbHostControl.v
|
72 |
|
|
set_global_assignment -name VERILOG_FILE src/usbHostControl_h.v
|
73 |
|
|
set_global_assignment -name VERILOG_FILE src/USBHostControlBI.v
|
74 |
|
|
set_global_assignment -name VERILOG_FILE src/usbHostSlave.v
|
75 |
|
|
set_global_assignment -name VERILOG_FILE src/usbHostSlave_h.v
|
76 |
|
|
set_global_assignment -name VERILOG_FILE src/usbHostSlaveAvalonWrap.v
|
77 |
|
|
set_global_assignment -name VERILOG_FILE src/usbSerialInterfaceEngine.v
|
78 |
|
|
set_global_assignment -name VERILOG_FILE src/usbSerialInterfaceEngine_h.v
|
79 |
|
|
set_global_assignment -name VERILOG_FILE src/usbSlaveControl.v
|
80 |
|
|
set_global_assignment -name VERILOG_FILE src/usbSlaveControl_h.v
|
81 |
|
|
set_global_assignment -name VERILOG_FILE src/USBSlaveControlBI.v
|
82 |
|
|
set_global_assignment -name VERILOG_FILE src/usbTxWireArbiter.v
|
83 |
|
|
set_global_assignment -name VERILOG_FILE src/wishBoneBI.v
|
84 |
|
|
set_global_assignment -name VERILOG_FILE src/wishBoneBus_h.v
|