1 |
3 |
pas. |
Flow report for usimplez_top
|
2 |
|
|
Wed Nov 09 11:47:37 2011
|
3 |
|
|
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
|
4 |
|
|
|
5 |
|
|
|
6 |
|
|
---------------------
|
7 |
|
|
; Table of Contents ;
|
8 |
|
|
---------------------
|
9 |
|
|
1. Legal Notice
|
10 |
|
|
2. Flow Summary
|
11 |
|
|
3. Flow Settings
|
12 |
|
|
4. Flow Non-Default Global Settings
|
13 |
|
|
5. Flow Elapsed Time
|
14 |
|
|
6. Flow OS Summary
|
15 |
|
|
7. Flow Log
|
16 |
|
|
|
17 |
|
|
|
18 |
|
|
|
19 |
|
|
----------------
|
20 |
|
|
; Legal Notice ;
|
21 |
|
|
----------------
|
22 |
|
|
Copyright (C) 1991-2010 Altera Corporation
|
23 |
|
|
Your use of Altera Corporation's design tools, logic functions
|
24 |
|
|
and other software and tools, and its AMPP partner logic
|
25 |
|
|
functions, and any output files from any of the foregoing
|
26 |
|
|
(including device programming or simulation files), and any
|
27 |
|
|
associated documentation or information are expressly subject
|
28 |
|
|
to the terms and conditions of the Altera Program License
|
29 |
|
|
Subscription Agreement, Altera MegaCore Function License
|
30 |
|
|
Agreement, or other applicable license agreement, including,
|
31 |
|
|
without limitation, that your use is for the sole purpose of
|
32 |
|
|
programming logic devices manufactured by Altera and sold by
|
33 |
|
|
Altera or its authorized distributors. Please refer to the
|
34 |
|
|
applicable agreement for further details.
|
35 |
|
|
|
36 |
|
|
|
37 |
|
|
|
38 |
|
|
+------------------------------------------------------------------------------+
|
39 |
|
|
; Flow Summary ;
|
40 |
|
|
+-------------------------------+----------------------------------------------+
|
41 |
|
|
; Flow Status ; Successful - Wed Nov 09 11:47:37 2011 ;
|
42 |
|
|
; Quartus II Version ; 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition ;
|
43 |
|
|
; Revision Name ; usimplez_top ;
|
44 |
|
|
; Top-level Entity Name ; usimplez_top ;
|
45 |
|
|
; Family ; Stratix II ;
|
46 |
|
|
; Met timing requirements ; N/A ;
|
47 |
|
|
; Logic utilization ; < 1 % ;
|
48 |
|
|
; Combinational ALUTs ; 48 / 12,480 ( < 1 % ) ;
|
49 |
|
|
; Dedicated logic registers ; 63 / 12,480 ( < 1 % ) ;
|
50 |
|
|
; Total registers ; 63 ;
|
51 |
|
|
; Total pins ; 7 / 343 ( 2 % ) ;
|
52 |
|
|
; Total virtual pins ; 0 ;
|
53 |
|
|
; Total block memory bits ; 6,144 / 419,328 ( 1 % ) ;
|
54 |
|
|
; DSP block 9-bit elements ; 0 / 96 ( 0 % ) ;
|
55 |
|
|
; Total PLLs ; 0 / 6 ( 0 % ) ;
|
56 |
|
|
; Total DLLs ; 0 / 2 ( 0 % ) ;
|
57 |
|
|
; Device ; EP2S15F484C3 ;
|
58 |
|
|
; Timing Models ; Final ;
|
59 |
|
|
+-------------------------------+----------------------------------------------+
|
60 |
|
|
|
61 |
|
|
|
62 |
|
|
+-----------------------------------------+
|
63 |
|
|
; Flow Settings ;
|
64 |
|
|
+-------------------+---------------------+
|
65 |
|
|
; Option ; Setting ;
|
66 |
|
|
+-------------------+---------------------+
|
67 |
|
|
; Start date & time ; 11/09/2011 11:45:50 ;
|
68 |
|
|
; Main task ; Compilation ;
|
69 |
|
|
; Revision Name ; usimplez_top ;
|
70 |
|
|
+-------------------+---------------------+
|
71 |
|
|
|
72 |
|
|
|
73 |
|
|
+--------------------------------------------------------------------------------------------------------------------+
|
74 |
|
|
; Flow Non-Default Global Settings ;
|
75 |
|
|
+------------------------------------+--------------------------------+---------------+-------------+----------------+
|
76 |
|
|
; Assignment Name ; Value ; Default Value ; Entity Name ; Section Id ;
|
77 |
|
|
+------------------------------------+--------------------------------+---------------+-------------+----------------+
|
78 |
|
|
; COMPILER_SIGNATURE_ID ; 13608450046966.132084994903584 ; -- ; -- ; -- ;
|
79 |
|
|
; PARTITION_COLOR ; 16764057 ; -- ; -- ; Top ;
|
80 |
|
|
; PARTITION_NETLIST_TYPE ; SOURCE ; -- ; -- ; Top ;
|
81 |
|
|
; USE_GENERATED_PHYSICAL_CONSTRAINTS ; Off ; -- ; -- ; eda_blast_fpga ;
|
82 |
|
|
+------------------------------------+--------------------------------+---------------+-------------+----------------+
|
83 |
|
|
|
84 |
|
|
|
85 |
|
|
+--------------------------------------------------------------------------------------------------------------------------+
|
86 |
|
|
; Flow Elapsed Time ;
|
87 |
|
|
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
|
88 |
|
|
; Module Name ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
|
89 |
|
|
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
|
90 |
|
|
; Analysis & Synthesis ; 00:00:12 ; 1.0 ; 194 MB ; 00:00:12 ;
|
91 |
|
|
; Fitter ; 00:00:27 ; 1.0 ; 236 MB ; 00:00:26 ;
|
92 |
|
|
; Total ; 00:00:39 ; -- ; -- ; 00:00:38 ;
|
93 |
|
|
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
|
94 |
|
|
|
95 |
|
|
|
96 |
|
|
+------------------------------------------------------------------------------------+
|
97 |
|
|
; Flow OS Summary ;
|
98 |
|
|
+----------------------+------------------+------------+------------+----------------+
|
99 |
|
|
; Module Name ; Machine Hostname ; OS Name ; OS Version ; Processor type ;
|
100 |
|
|
+----------------------+------------------+------------+------------+----------------+
|
101 |
|
|
; Analysis & Synthesis ; LAPTOP ; Windows XP ; 5.1 ; i686 ;
|
102 |
|
|
; Fitter ; LAPTOP ; Windows XP ; 5.1 ; i686 ;
|
103 |
|
|
+----------------------+------------------+------------+------------+----------------+
|
104 |
|
|
|
105 |
|
|
|
106 |
|
|
------------
|
107 |
|
|
; Flow Log ;
|
108 |
|
|
------------
|
109 |
|
|
quartus_map --read_settings_files=on --write_settings_files=off usimplez -c usimplez_top
|
110 |
|
|
quartus_fit --read_settings_files=on --write_settings_files=off usimplez -c usimplez_top
|
111 |
|
|
|
112 |
|
|
|
113 |
|
|
|