OpenCores
URL https://opencores.org/ocsvn/v586/v586/trunk

Subversion Repositories v586

[/] [v586/] [trunk/] [board_specific_files/] [esa11/] [mig.prj] - Blame information for rev 121

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 121 ultro
2
3
4
    ddr_axi
5
    1
6
    1
7
    OFF
8
    1024
9
    ON
10
    Enabled
11
    xc7a100t-fgg484/-2
12
    4.0
13
    No Buffer
14
    No Buffer
15
    ACTIVE HIGH
16
    FALSE
17
    0
18
    40 Ohms
19
    0
20
    
21
        7a/xc7a35t-fgg484
22
    
23
    
24
        DDR3_SDRAM/Components/MT41J128M16XX-125
25
        2500
26
        1.8V
27
        4:1
28
        
29
        0
30
        800
31
         1.000
32
        1
33
        1
34
        1
35
        1
36
        16
37
        1
38
        1
39
        Disabled
40
        Normal
41
        FALSE
42
        
43
        14
44
        10
45
        3
46
        1.5V
47
        BANK_ROW_COLUMN
48
        
49
            
50
            
51
            
52
            
53
            
54
            
55
            
56
            
57
            
58
            
59
            
60
            
61
            
62
            
63
            
64
            
65
            
66
            
67
            
68
            
69
            
70
            
71
            
72
            
73
            
74
            
75
            
76
            
77
            
78
            
79
            
80
            
81
            
82
            
83
            
84
            
85
            
86
            
87
            
88
            
89
            
90
            
91
            
92
            
93
            
94
            
95
            
96
        
97
        
98
            
99
            
100
            
101
        
102
        
103
            
104
        
105
        8 - Fixed
106
        Sequential
107
        6
108
        Normal
109
        No
110
        Slow Exit
111
        Enable
112
        RZQ/7
113
        Disable
114
        Disable
115
        RZQ/6
116
        0
117
        Disabled
118
        Enabled
119
        Output Buffer Enabled
120
        Full Array
121
        5
122
        Enabled
123
        Normal
124
        Dynamic ODT off
125
        AXI
126
        
127
            RD_PRI_REG
128
            28
129
            32
130
            4
131
            0
132
        
133
    
134
 
135

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.