OpenCores
URL https://opencores.org/ocsvn/veristruct/veristruct/trunk

Subversion Repositories veristruct

[/] [veristruct/] [trunk/] [test.struct] - Blame information for rev 6

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 julius
/***********************************************************************
2
 *
3
 * This file is a part of the Rachael SPARC project accessible at
4
 * https://www.rachaelsparc.org. Unless otherwise noted code is released
5
 * under the Lesser GPL (LGPL) available at http://www.gnu.org.
6
 *
7
 * Copyright (c) 2005:
8
 *   Michael Cowell
9
 *
10
 * Rachael SPARC is based heavily upon the LEON SPARC microprocessor
11
 * released by Gaisler Research, at http://www.gaisler.com, under the
12
 * LGPL. Much of the architectural work on Rachael was done by g2
13
 * Microsystems. Contact michael.cowell@g2microsystems.com for more
14
 * information.
15
 *
16
 ***********************************************************************
17 3 julius
 * $Id: test.struct,v 1.2 2008-10-10 21:09:26 julius Exp $
18 2 julius
 * $URL: $
19
 * $Rev: $
20
 * $Author: julius $
21
 **********************************************************************
22
 *
23
 * Test struct definition file
24
 *
25
 **********************************************************************/
26
 
27
 
28
struct memory_bus {
29
  wire address [31:2];
30
  wire data [31:0];
31
  wire req; // This is a line comment in a struct!!
32
  signed pie;
33
  signed pie2 [3:1];
34
};
35
 
36
 
37
/* block block */
38
 
39
struct dual_bus {
40
  memory_bus primary;
41
  memory_bus secondary;
42
  /* block
43
  block */
44
};
45
 
46
struct complex {
47
  signed reall [7:0];
48
  signed imag [7:0];
49
};

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.