OpenCores
URL https://opencores.org/ocsvn/versatile_io/versatile_io/trunk

Subversion Repositories versatile_io

[/] [versatile_io/] [trunk/] [rtl/] [verilog/] [uart16550/] [Makefile] - Blame information for rev 2

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 unneback
SVN_PATH = http://opencores.org/ocsvn/uart16550/uart16550/trunk/rtl/verilog/
2
 
3
DEFINE_FILES = uart_defines.v
4
DEFINE_FILES += timescale.v
5
 
6
RTL_FILES = raminfr.v
7
RTL_FILES += uart_debug_if.v
8
RTL_FILES += uart_receiver.v
9
RTL_FILES += uart_regs.v
10
RTL_FILES += uart_rfifo.v
11
RTL_FILES += uart_tfifo.v
12
RTL_FILES += uart_sync_flops.v
13
RTL_FILES += uart_wb.v
14
RTL_FILES += uart_transmitter.v
15
RTL_FILES += uart_top.v
16
 
17
export:
18
        echo "Exporting UART 16550\n"
19
        for rtl_file in $(RTL_FILES) ; do \
20
        svn export $(SVN_PATH)$$rtl_file; \
21
        done
22
        for define_file in $(DEFINE_FILES) ; do \
23
                svn export $(SVN_PATH)$$define_file ;\
24
        done
25
 
26
ip:
27
        vppreproc --simple $(RTL_FILES) > uart16550_ip.v
28
 
29
clean:
30
        rm $(RTL_FILES)
31
        rm $(DEFINE_FILES)

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.