URL
https://opencores.org/ocsvn/versatile_library/versatile_library/trunk
Go to most recent revision |
Details |
Compare with Previous |
View Log
| Line No. |
Rev |
Author |
Line |
| 1 |
88 |
unneback |
VERILOG_FILES = ./../../../rtl/verilog/versatile_library.v
|
| 2 |
|
|
|
| 3 |
91 |
unneback |
tb_wb_b3_ram_be:
|
| 4 |
88 |
unneback |
vppreproc --noline --noblank +define+SYSTEMVERILOG +define+WB_B3_RAM_BE $(VERILOG_FILES) > wb_b3_ram_be.v
|
| 5 |
91 |
unneback |
vlog -reportprogress 300 -work work /home/michael/work/ocsvn/versatile_library/trunk/sim/rtl_sim/run/wb_b3_ram_be.v
|
| 6 |
|
|
vlog -reportprogress 300 -work work /home/michael/work/ocsvn/versatile_library/trunk/bench/wbm.v
|
| 7 |
|
|
vlog -reportprogress 300 -work work /home/michael/work/ocsvn/versatile_library/trunk/bench/tb_wb_b3_ram_be.v
|
| 8 |
|
|
vsim -do "run 10 us" -l log.txt -c work.vl_wb_b3_ram_be_tb
|
| 9 |
92 |
unneback |
|
| 10 |
|
|
tb_wb_b3_dpram:
|
| 11 |
|
|
vppreproc --noline --noblank +define+SYSTEMVERILOG +define+WB_B3_DPRAM $(VERILOG_FILES) > wb_b3_dpram.v
|
| 12 |
|
|
vlog -reportprogress 300 -work work ./wb_b3_dpram.v
|
| 13 |
|
|
vlog -reportprogress 300 -work work ./../../../bench/wbm.v
|
| 14 |
|
|
vlog -reportprogress 300 -work work ./../../../bench/tb_wb_b3_dpram.v
|
| 15 |
102 |
unneback |
|
| 16 |
|
|
tb_wb_cache:
|
| 17 |
|
|
vppreproc --noline --noblank +define+SYSTEMVERILOG +define+WB_CACHE +define+WB_RAM +define+RAM_BE $(VERILOG_FILES) > wb_cache.v
|
| 18 |
|
|
vlog -reportprogress 300 -work work ./wb_cache.v
|
| 19 |
|
|
vlog -reportprogress 300 -work work ./../../../bench/wbm.v
|
| 20 |
|
|
vlog -reportprogress 300 -work work ./../../../bench/tb_wb_cache.v
|
© copyright 1999-2026
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.