OpenCores
URL https://opencores.org/ocsvn/versatile_mem_ctrl/versatile_mem_ctrl/trunk

Subversion Repositories versatile_mem_ctrl

[/] [versatile_mem_ctrl/] [trunk/] [rtl/] [verilog/] [Makefile] - Blame information for rev 17

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 unneback
svn_export:
2
        svn export http://opencores.org/ocsvn/versatile_fifo/versatile_fifo/trunk/rtl/verilog/versatile_fifo_dual_port_ram.v
3
        svn export http://opencores.org/ocsvn/versatile_fifo/versatile_fifo/trunk/rtl/verilog/versatile_fifo_async_cmp.v
4
        svn export http://opencores.org/ocsvn/versatile_counter/versatile_counter/trunk/rtl/verilog/lfsr_polynom.v
5
        svn export http://opencores.org/ocsvn/versatile_counter/versatile_counter/trunk/rtl/verilog/versatile_counter.v
6
 
7
dual_port_ram:
8
        vppreproc +define+TYPE+"dc_dw" +define+DC +define+DW +define+DATA_WIDTH+36 +define+ADDR_WIDTH+8 --simple versatile_fifo_dual_port_ram.v > versatile_fifo_dual_port_ram_dc_dw.v
9
 
10
fifo_adr_counter:
11
        cp fifo_adr_counter_defines.v versatile_counter_defines.v
12
        vpp versatile_counter.v > tmp1.v
13
        vppreproc --simple tmp1.v | cat copyright.v - > fifo_adr_counter.v
14
 
15
ctrl_counter:
16
        cp ctrl_counter_defines.v versatile_counter_defines.v
17
        vpp versatile_counter.v > tmp1.v
18
        vppreproc --simple tmp1.v | cat copyright.v - > ctrl_counter.v
19
 
20 5 unneback
fifo_fill_fsm:
21
        perl fizzim.pl -encoding onehot < fifo_fill.fzm > fifo_fill.v
22
 
23 3 unneback
sdr_16:
24
        perl fizzim.pl -encoding onehot < sdr_16.fzm > tmp1.v
25
        vppreproc --simple tmp1.v > sdr_16.v
26
 
27 11 mikaeljf
ddr_16:
28
        perl fizzim.pl -encoding onehot < ddr_16.fzm > tmp1.v
29
        vppreproc --simple tmp1.v > ddr_16.v
30
 
31 3 unneback
ref_counter:
32
        cp ref_counter_defines.v versatile_counter_defines.v
33
        vpp versatile_counter.v > tmp1.v
34
        vppreproc --simple tmp1.v | cat copyright.v - > ref_counter.v
35
 
36 11 mikaeljf
delay_counter:
37 13 mikaeljf
        cp ref_delay_counter_defines.v versatile_counter_defines.v
38
        vpp versatile_counter.v > tmp1.v
39
        vppreproc --simple tmp1.v | cat copyright.v - > ref_delay_counter.v
40
        cp pre_delay_counter_defines.v versatile_counter_defines.v
41
        vpp versatile_counter.v > tmp1.v
42
        vppreproc --simple tmp1.v | cat copyright.v - > pre_delay_counter.v
43
        cp burst_length_counter_defines.v versatile_counter_defines.v
44
        vpp versatile_counter.v > tmp1.v
45
        vppreproc --simple tmp1.v | cat copyright.v - > burst_length_counter.v
46 11 mikaeljf
 
47 2 unneback
versatile_mem_ctrl:
48 15 mikaeljf
        cat versatile_fifo_async_cmp.v versatile_fifo_dual_port_ram_dc_dw.v fifo_adr_counter.v ctrl_counter.v fifo.v fifo_fill.v inc_adr.v ref_counter.v ref_delay_counter.v pre_delay_counter.v burst_length_counter.v sdr_16.v ddr_16.v delay.v ddr_ff.v dcm_pll.v versatile_mem_ctrl_top.v | cat copyright.v - > versatile_mem_ctrl_ip.v
49 2 unneback
 
50 17 mikaeljf
all:  dual_port_ram fifo_adr_counter ctrl_counter fifo_fill_fsm sdr_16 ddr_16 ref_counter delay_counter versatile_mem_ctrl
51 11 mikaeljf
 
52 17 mikaeljf
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.