OpenCores
URL https://opencores.org/ocsvn/versatile_mem_ctrl/versatile_mem_ctrl/trunk

Subversion Repositories versatile_mem_ctrl

[/] [versatile_mem_ctrl/] [trunk/] [rtl/] [verilog/] [Makefile] - Blame information for rev 3

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 unneback
svn_export:
2
        svn export http://opencores.org/ocsvn/versatile_fifo/versatile_fifo/trunk/rtl/verilog/versatile_fifo_dual_port_ram.v
3
        svn export http://opencores.org/ocsvn/versatile_fifo/versatile_fifo/trunk/rtl/verilog/versatile_fifo_async_cmp.v
4
        svn export http://opencores.org/ocsvn/versatile_counter/versatile_counter/trunk/rtl/verilog/lfsr_polynom.v
5
        svn export http://opencores.org/ocsvn/versatile_counter/versatile_counter/trunk/rtl/verilog/versatile_counter.v
6
 
7
dual_port_ram:
8
        vppreproc +define+TYPE+"dc_dw" +define+DC +define+DW +define+DATA_WIDTH+36 +define+ADDR_WIDTH+8 --simple versatile_fifo_dual_port_ram.v > versatile_fifo_dual_port_ram_dc_dw.v
9
 
10
fifo_adr_counter:
11
        cp fifo_adr_counter_defines.v versatile_counter_defines.v
12
        vpp versatile_counter.v > tmp1.v
13
        vppreproc --simple tmp1.v | cat copyright.v - > fifo_adr_counter.v
14
 
15
ctrl_counter:
16
        cp ctrl_counter_defines.v versatile_counter_defines.v
17
        vpp versatile_counter.v > tmp1.v
18
        vppreproc --simple tmp1.v | cat copyright.v - > ctrl_counter.v
19
 
20 3 unneback
sdr_16:
21
        perl fizzim.pl -encoding onehot < sdr_16.fzm > tmp1.v
22
        vppreproc --simple tmp1.v > sdr_16.v
23
 
24
ref_counter:
25
        cp ref_counter_defines.v versatile_counter_defines.v
26
        vpp versatile_counter.v > tmp1.v
27
        vppreproc --simple tmp1.v | cat copyright.v - > ref_counter.v
28
 
29 2 unneback
versatile_mem_ctrl:
30 3 unneback
        vppreproc --simple versatile_fifo_async_cmp.v versatile_fifo_dual_port_ram_dc_dw.v fifo_adr_counter.v ctrl_counter.v fifo.v inc_adr.v ref_counter.v sdr_16.v versatile_mem_ctrl_top.v | cat copyright.v - > versatile_mem_ctrl_ip.v
31 2 unneback
 
32 3 unneback
all:  ctrl_counter dual_port_ram fifo_adr_counter ref_counter sdr_16 versatile_mem_ctrl

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.