OpenCores
URL https://opencores.org/ocsvn/versatile_mem_ctrl/versatile_mem_ctrl/trunk

Subversion Repositories versatile_mem_ctrl

[/] [versatile_mem_ctrl/] [trunk/] [rtl/] [verilog/] [Makefile] - Blame information for rev 35

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 35 unneback
svn_export: versatile_fifo_dual_port_ram.v versatile_fifo_async_cmp.v
2 18 mikaeljf
 
3 31 mikaeljf
versatile_fifo_dual_port_ram.v:
4
        svn export http://opencores.org/ocsvn/versatile_fifo/versatile_fifo/trunk/rtl/verilog/versatile_fifo_dual_port_ram.v
5 18 mikaeljf
 
6
versatile_fifo_async_cmp.v:
7 2 unneback
        svn export http://opencores.org/ocsvn/versatile_fifo/versatile_fifo/trunk/rtl/verilog/versatile_fifo_async_cmp.v
8 18 mikaeljf
 
9 35 unneback
versatile_counter_generator.php:
10
        svn export http://opencores.org/ocsvn/versatile_counter/versatile_counter/trunk/rtl/verilog/versatile_counter_generator.php
11 31 mikaeljf
 
12 35 unneback
CSV.class.php:
13 24 mikaeljf
        svn export http://opencores.org/ocsvn/versatile_counter/versatile_counter/trunk/rtl/verilog/CSV.class.php
14 2 unneback
 
15 31 mikaeljf
versatile_fifo_dual_port_ram_dc_dw.v: versatile_fifo_dual_port_ram.v
16
        vppreproc +define+TYPE+"dc_dw" +define+DC +define+DW +define+DATA_WIDTH+36 +define+ADDR_WIDTH+8 --simple versatile_fifo_dual_port_ram.v > versatile_fifo_dual_port_ram_dc_dw.v
17
 
18 35 unneback
versatile_counter: versatile_counter_generator.php CSV.class.php
19 24 mikaeljf
        excel2csv versatile_counter.xls -S ,
20
        ./versatile_counter_generator.php fifo_adr_counter.csv > fifo_adr_counter.v
21
        ./versatile_counter_generator.php ctrl_counter.csv > ctrl_counter.v
22
        ./versatile_counter_generator.php ref_counter.csv > ref_counter.v
23
        ./versatile_counter_generator.php ref_delay_counter.csv > ref_delay_counter.v
24
        ./versatile_counter_generator.php pre_delay_counter.csv > pre_delay_counter.v
25
        ./versatile_counter_generator.php burst_length_counter.csv > burst_length_counter.v
26 2 unneback
 
27 18 mikaeljf
fifo_fill.v: fifo_fill.fzm
28 5 unneback
        perl fizzim.pl -encoding onehot < fifo_fill.fzm > fifo_fill.v
29
 
30 22 mikaeljf
ddr_16.v: ddr_16.fzm ddr_16_defines.v
31 11 mikaeljf
        perl fizzim.pl -encoding onehot < ddr_16.fzm > tmp1.v
32
        vppreproc --simple tmp1.v > ddr_16.v
33
 
34 31 mikaeljf
versatile_mem_ctrl_ip.v: versatile_fifo_async_cmp.v versatile_fifo_dual_port_ram_dc_dw.v fifo_adr_counter.v ctrl_counter.v ref_counter.v ref_delay_counter.v pre_delay_counter.v burst_length_counter.v fifo.v fifo_fill.v inc_adr.v sdr_16.v ddr_16.v delay.v ddr_ff.v dcm_pll.v dff_sr.v versatile_mem_ctrl_ddr.v versatile_mem_ctrl_top.v
35
        cat versatile_fifo_async_cmp.v versatile_fifo_dual_port_ram_dc_dw.v fifo_adr_counter.v ctrl_counter.v fifo.v fifo_fill.v inc_adr.v ref_counter.v ref_delay_counter.v pre_delay_counter.v burst_length_counter.v sdr_16.v ddr_16.v delay.v ddr_ff.v dcm_pll.v dff_sr.v versatile_mem_ctrl_ddr.v versatile_mem_ctrl_top.v | cat copyright.v - > versatile_mem_ctrl_ip.v
36 2 unneback
 
37 31 mikaeljf
all: svn_export versatile_fifo_dual_port_ram_dc_dw.v versatile_counter fifo_fill.v sdr_16.v ddr_16.v versatile_mem_ctrl_ip.v
38 11 mikaeljf
 
39 35 unneback
sdr_16.v: versatile_fifo_async_cmp.v versatile_fifo_dual_port_ram_dc_dw.v versatile_counter
40
        vppreproc --simple +define+SDR_16 delay.v codec.v fifo_adr_counter.v versatile_fifo_async_cmp.v ref_counter.v fsm_sdr_16.v versatile_mem_ctrl_wb.v versatile_mem_ctrl_top.v > sdr_16.v
41 33 unneback
 
42 35 unneback
all: sdr_16.v
43
 
44 18 mikaeljf
clean:
45 35 unneback
        rm -rf versatile_fifo_dual_port_ram_dc_dw.v versatile_fifo_async_cmp.v
46 18 mikaeljf
        rm -rf fifo_fill.v sdr_16.v ddr_16.v
47
        rm -rf *_counter.v
48 24 mikaeljf
        rm -rf *.csv
49 18 mikaeljf
        rm -rf *~
50 31 mikaeljf
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.