OpenCores
URL https://opencores.org/ocsvn/versatile_mem_ctrl/versatile_mem_ctrl/trunk

Subversion Repositories versatile_mem_ctrl

[/] [versatile_mem_ctrl/] [trunk/] [rtl/] [verilog/] [Makefile] - Blame information for rev 95

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 95 unneback
async_fifo_dw_simplex_actel.v:
2
        svn export http://opencores.org/ocsvn/versatile_fifo/versatile_fifo/trunk/rtl/verilog/async_fifo_dw_simplex_actel.v
3 18 mikaeljf
 
4 50 julius
VERSATILE_COUNTER_PROJECT_FILES =versatile_counter_generator.php
5
VERSATILE_COUNTER_PROJECT_FILES +=CSV.class.php
6 42 unneback
 
7 95 unneback
versatile_counter_generator.php:
8
        svn export http://opencores.org/ocsvn/versatile_counter/versatile_counter/trunk/rtl/verilog/ $(VERSATILE_COUNTER_PROJECT_FILES)
9 18 mikaeljf
 
10 95 unneback
ref_counter.v: versatile_counter_generator.php
11
        excel2csv ref_counter.xls -S ,
12
        ./versatile_counter_generator.php ref_counter.csv > ref_counter.v
13 31 mikaeljf
 
14 95 unneback
sdr_sdram_16_ctrl_actel.v: sdr_sdram_16_ctrl.v ref_counter.v sdr_16_defines.v async_fifo_dw_simplex_actel.v
15
        vppreproc --noline --noblank +define+RFR_LENGTH+10 +define+RFR_WRAP_VALUE+1001 +define+ACTEL sdr_sdram_16_ctrl.v > sdr_sdram_16_ctrl_actel.v
16 49 julius
 
17 50 julius
# the single all rule
18 95 unneback
all: sdr_sdram_16_ctrl_actel.v
19 50 julius
 
20 18 mikaeljf
clean:
21 50 julius
        rm -rf $(VERSATILE_FIFO_PROJECT_FILES) $(VERSATILE_COUNTER_PROJECT_FILES)
22 18 mikaeljf
        rm -rf fifo_fill.v sdr_16.v ddr_16.v
23 50 julius
        rm -f versatile_fifo_dual_port_ram_dc_dw.v ddr_16_generated.v
24 18 mikaeljf
        rm -rf *_counter.v
25 24 mikaeljf
        rm -rf *.csv
26 18 mikaeljf
        rm -rf *~
27 95 unneback
        rm -rf sdr_sdram_16_ctrl_actel.v

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.