OpenCores
URL https://opencores.org/ocsvn/vhdl_cpu_emulator/vhdl_cpu_emulator/trunk

Subversion Repositories vhdl_cpu_emulator

[/] [vhdl_cpu_emulator/] [trunk/] [access_2us.txt] - Blame information for rev 3

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 nachumk
PARAMETERS vector8 index
2
vector8 addr = 00000000
3
if index == 00000000
4
   wait 5 us
5
   addr = 00000000
6
if_else
7
   wait 6 us
8
   addr = 00000001
9
if_end
10
vector8 var = 00000000
11
vector8 inc = 00000001
12
wait 5 us
13
while
14
        read addr var
15
        addr += inc
16
        wait 2 us
17
while_end

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.