OpenCores
URL https://opencores.org/ocsvn/vhdl_cpu_emulator/vhdl_cpu_emulator/trunk

Subversion Repositories vhdl_cpu_emulator

[/] [vhdl_cpu_emulator/] [trunk/] [cpu0.txt] - Blame information for rev 3

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 nachumk
CLOCK 15 ns
2
RESET 50 ns
3
READ_LATENCY 3
4
vector8 int0shadow = 00000000
5
vector8 int1shadow = 00000000
6
thread access_2us.txt 00000000
7
#THREAD ctc.txt 00000000 00000000
8
#THREAD thr_interrupt.txt
9
#sender uart 0
10
#THREAD thr_tx_uart0.txt 00000001
11
#receiver uart 0
12
#THREAD thr_rx_uart0.txt in0_0.txt
13
#sender uart 1
14
#THREAD thr_tx_uart1.txt 00010001
15
#receiver uart 1
16
#THREAD thr_rx_uart1.txt in0_1.txt

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.