OpenCores
URL https://opencores.org/ocsvn/vhdl_cpu_emulator/vhdl_cpu_emulator/trunk

Subversion Repositories vhdl_cpu_emulator

[/] [vhdl_cpu_emulator/] [trunk/] [ctc.txt] - Blame information for rev 3

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 nachumk
PARAMETERS vector8 counter vector8 index
2
WAIT 2 us
3
CLEAR ctcout.txt
4
vector8 tmp = 00000000
5
vector8 cnt_orig = counter
6
vector8 loop_count = 00000000
7
WHILE
8
 
9
IF loop_count > 00000100
10
   WHILE_EXIT
11
IF_END
12
 
13
loop_count += 00000001
14
 
15
counter = cnt_orig
16
 
17
if index == 00000000
18
vector8 wavail = 00000000
19
while
20
        if counter == 00010000
21
                while_exit
22
        if_end
23
        read 00001001 wavail
24
        while
25
                if counter == 00010000
26
                        while_exit
27
                if_end
28
                if wavail > 00000000
29
                   WRITE 00001101 counter
30
                   #increment counter for transmit
31
                counter += 00000001
32
                if_else
33
                        while_exit
34
                if_end
35
                wavail -= 00000001
36
        while_end
37
while_end
38
if_end
39
 
40
WAIT 2 us
41
 
42
if index == 00000001
43
vector8 ravail = 00000000
44
while
45
        if counter == 00010000
46
                while_exit
47
        if_end
48
        read 00001010 ravail
49
        counter += ravail
50
        if ravail > 00000000
51
           READ_DMA 00001110 ravail 00000000 ctcout.txt
52
        if_end
53
while_end
54
if_end
55
 
56
WHILE_END

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.