OpenCores
URL https://opencores.org/ocsvn/vhld_tb/vhld_tb/trunk

Subversion Repositories vhld_tb

[/] [vhld_tb/] [trunk/] [examples/] [packet_gen/] [stm/] [stimulus_file.stm] - Blame information for rev 20

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 19 sckoarn
 
2
DEFINE_VAR ADDR x01000
3
DEFINE_VAR DATA 0
4
DEFINE_VAR CONTROL 0
5
DEFINE_VAR CONFIG  1
6
DEFINE_VAR ENABLE  1
7
DEFINE_VAR OPEN_FILE_TRIGGER 3
8
DEFINE_VAR RANDOM 1
9
DEFINE_VAR LOAD_FROM_FILE 2
10
DEFINE_VAR USER 3
11
 
12
 
13
RESET_SYS
14
 
15
WRITE_STM $CONTROL $ENABLE
16
 
17
REQUEST
18
WRITE_STM $CONFIG $RANDOM
19
 
20
REQUEST
21
SET_FN  "data.dat
22
WRITE_STM $CONTROL $OPEN_FILE_TRIGGER
23
 
24
WRITE_STM $CONFIG $LOAD_FROM_FILE
25
 
26
REQUEST
27
 
28
REQUEST
29
 
30
LOOP 128
31
  WRITE_STM $ADDR $DATA
32
  ADD_VAR DATA x011
33
  ADD_VAR ADDR 1
34
END_LOOP
35
 
36
WRITE_STM $ADDR $DATA  -- out of bounds write
37
 
38
WRITE_STM $CONFIG $USER
39
 
40
REQUEST
41
 
42
 
43
TEST_INST $DATA
44
TEST_INST $DATA $DATA
45
TEST_INST $DATA $DATA $DATA
46
TEST_INST $DATA $DATA $DATA $DATA
47
TEST_INST $DATA $DATA $DATA $DATA $DATA
48
TEST_INST $DATA $DATA $DATA $DATA $DATA $DATA
49
TEST_INST
50
TEST_INST $DATA
51
TEST_INST $DATA $DATA $DATA $DATA $DATA $DATA $DATA
52
 
53
 
54
 
55
FINISH

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.