URL
https://opencores.org/ocsvn/steelcore/steelcore/trunk
Details |
Compare with Previous |
View Log
| Line No. |
Rev |
Author |
Line |
| 1 |
11 |
rafaelcalc |
Vivado Simulator 2019.2
|
| 2 |
|
|
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
|
| 3 |
|
|
Running: /home/rafa/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto b8561a63f69e41d98a2e12d383a11daf --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_compliance_behav xil_defaultlib.tb_compliance xil_defaultlib.glbl -log elaborate.log
|
| 4 |
|
|
Using 8 slave threads.
|
| 5 |
|
|
Starting static elaboration
|
| 6 |
|
|
Pass Through NonSizing Optimizer
|
| 7 |
|
|
Completed static elaboration
|
| 8 |
|
|
Starting simulation data flow analysis
|
| 9 |
|
|
Completed simulation data flow analysis
|
| 10 |
|
|
Time Resolution for simulation is 1ps
|
| 11 |
|
|
Compiling module xil_defaultlib.store_unit
|
| 12 |
|
|
Compiling module xil_defaultlib.decoder
|
| 13 |
|
|
Compiling module xil_defaultlib.imm_generator
|
| 14 |
|
|
Compiling module xil_defaultlib.branch_unit
|
| 15 |
|
|
Compiling module xil_defaultlib.integer_file
|
| 16 |
|
|
Compiling module xil_defaultlib.csr_file
|
| 17 |
|
|
Compiling module xil_defaultlib.machine_control
|
| 18 |
|
|
Compiling module xil_defaultlib.load_unit
|
| 19 |
|
|
Compiling module xil_defaultlib.alu
|
| 20 |
|
|
Compiling module xil_defaultlib.steel_top
|
| 21 |
|
|
Compiling module xil_defaultlib.tb_compliance
|
| 22 |
|
|
Compiling module xil_defaultlib.glbl
|
| 23 |
|
|
Built simulation snapshot tb_compliance_behav
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.