URL
https://opencores.org/ocsvn/steelcore/steelcore/trunk
Details |
Compare with Previous |
View Log
Line No. |
Rev |
Author |
Line |
1 |
11 |
rafaelcalc |
#!/bin/bash -f
|
2 |
|
|
# ****************************************************************************
|
3 |
|
|
# Vivado (TM) v2019.2 (64-bit)
|
4 |
|
|
#
|
5 |
|
|
# Filename : elaborate.sh
|
6 |
|
|
# Simulator : Xilinx Vivado Simulator
|
7 |
|
|
# Description : Script for elaborating the compiled design
|
8 |
|
|
#
|
9 |
|
|
# Generated by Vivado on Sun Oct 11 02:44:22 -03 2020
|
10 |
|
|
# SW Build 2708876 on Wed Nov 6 21:39:14 MST 2019
|
11 |
|
|
#
|
12 |
|
|
# Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
|
13 |
|
|
#
|
14 |
|
|
# usage: elaborate.sh
|
15 |
|
|
#
|
16 |
|
|
# ****************************************************************************
|
17 |
|
|
set -Eeuo pipefail
|
18 |
|
|
echo "xelab -wto b8561a63f69e41d98a2e12d383a11daf --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_compliance_behav xil_defaultlib.tb_compliance xil_defaultlib.glbl -log elaborate.log"
|
19 |
|
|
xelab -wto b8561a63f69e41d98a2e12d383a11daf --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_compliance_behav xil_defaultlib.tb_compliance xil_defaultlib.glbl -log elaborate.log
|
20 |
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.