URL
https://opencores.org/ocsvn/steelcore/steelcore/trunk
Details |
Compare with Previous |
View Log
| Line No. |
Rev |
Author |
Line |
| 1 |
11 |
rafaelcalc |
#!/bin/bash -f
|
| 2 |
|
|
# ****************************************************************************
|
| 3 |
|
|
# Vivado (TM) v2019.2 (64-bit)
|
| 4 |
|
|
#
|
| 5 |
|
|
# Filename : simulate.sh
|
| 6 |
|
|
# Simulator : Xilinx Vivado Simulator
|
| 7 |
|
|
# Description : Script for simulating the design by launching the simulator
|
| 8 |
|
|
#
|
| 9 |
|
|
# Generated by Vivado on Sun Oct 11 01:59:08 -03 2020
|
| 10 |
|
|
# SW Build 2708876 on Wed Nov 6 21:39:14 MST 2019
|
| 11 |
|
|
#
|
| 12 |
|
|
# Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
|
| 13 |
|
|
#
|
| 14 |
|
|
# usage: simulate.sh
|
| 15 |
|
|
#
|
| 16 |
|
|
# ****************************************************************************
|
| 17 |
|
|
set -Eeuo pipefail
|
| 18 |
|
|
echo "xsim tb_compliance_behav -key {Behavioral:sim_1:Functional:tb_compliance} -tclbatch tb_compliance.tcl -log simulate.log"
|
| 19 |
|
|
xsim tb_compliance_behav -key {Behavioral:sim_1:Functional:tb_compliance} -tclbatch tb_compliance.tcl -log simulate.log
|
| 20 |
|
|
|
© copyright 1999-2026
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.