OpenCores
URL https://opencores.org/ocsvn/steelcore/steelcore/trunk

Subversion Repositories steelcore

[/] [vivado/] [steel-core.sim/] [sim_1/] [behav/] [xsim/] [webtalk_109123.backup.log] - Blame information for rev 11

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 11 rafaelcalc
#-----------------------------------------------------------
2
# Webtalk v2019.2 (64-bit)
3
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
4
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
5
# Start of session at: Tue Oct  6 20:06:32 2020
6
# Process ID: 109123
7
# Current directory: /home/rafa/ufrgs/steel-core/vivado/steel-core.sim/sim_1/behav/xsim
8
# Command line: wbtcv -mode batch -source /home/rafa/ufrgs/steel-core/vivado/steel-core.sim/sim_1/behav/xsim/xsim.dir/tb_soc_top_behav/webtalk/xsim_webtalk.tcl -notrace
9
# Log file: /home/rafa/ufrgs/steel-core/vivado/steel-core.sim/sim_1/behav/xsim/webtalk.log
10
# Journal file: /home/rafa/ufrgs/steel-core/vivado/steel-core.sim/sim_1/behav/xsim/webtalk.jou
11
#-----------------------------------------------------------
12
source /home/rafa/ufrgs/steel-core/vivado/steel-core.sim/sim_1/behav/xsim/xsim.dir/tb_soc_top_behav/webtalk/xsim_webtalk.tcl -notrace
13
INFO: [Common 17-186] '/home/rafa/ufrgs/steel-core/vivado/steel-core.sim/sim_1/behav/xsim/xsim.dir/tb_soc_top_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Oct  6 20:06:36 2020. For additional details about this file, please refer to the WebTalk help file at /home/rafa/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
14
INFO: [Common 17-206] Exiting Webtalk at Tue Oct  6 20:06:36 2020...

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.