URL
https://opencores.org/ocsvn/steelcore/steelcore/trunk
Details |
Compare with Previous |
View Log
| Line No. |
Rev |
Author |
Line |
| 1 |
11 |
rafaelcalc |
#-----------------------------------------------------------
|
| 2 |
|
|
# Webtalk v2019.2 (64-bit)
|
| 3 |
|
|
# SW Build 2708876 on Wed Nov 6 21:39:14 MST 2019
|
| 4 |
|
|
# IP Build 2700528 on Thu Nov 7 00:09:20 MST 2019
|
| 5 |
|
|
# Start of session at: Sat Oct 10 23:58:08 2020
|
| 6 |
|
|
# Process ID: 17955
|
| 7 |
|
|
# Current directory: /home/rafa/ufrgs/steel-core/vivado/steel-core.sim/sim_1/behav/xsim
|
| 8 |
|
|
# Command line: wbtcv -mode batch -source /home/rafa/ufrgs/steel-core/vivado/steel-core.sim/sim_1/behav/xsim/xsim.dir/tb_compliance_behav/webtalk/xsim_webtalk.tcl -notrace
|
| 9 |
|
|
# Log file: /home/rafa/ufrgs/steel-core/vivado/steel-core.sim/sim_1/behav/xsim/webtalk.log
|
| 10 |
|
|
# Journal file: /home/rafa/ufrgs/steel-core/vivado/steel-core.sim/sim_1/behav/xsim/webtalk.jou
|
| 11 |
|
|
#-----------------------------------------------------------
|
| 12 |
|
|
source /home/rafa/ufrgs/steel-core/vivado/steel-core.sim/sim_1/behav/xsim/xsim.dir/tb_compliance_behav/webtalk/xsim_webtalk.tcl -notrace
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.