OpenCores
URL https://opencores.org/ocsvn/vspi/vspi/trunk

Subversion Repositories vspi

[/] [vspi/] [trunk/] [projnav/] [xps/] [pcores/] [spiifc_v1_00_a/] [devl/] [projnav/] [iseconfig/] [spiifc.projectmgr] - Blame information for rev 14

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 14 mjlyons
2
3
4
5
6
   
7
   
8
      
9
         2
10
         /spiifc - IMP C:|Users|mjlyons|workspace|vSPI|projnav|xps|pcores|spiifc_v1_00_a|hdl|vhdl|spiifc.vhd/PLBV46_SLAVE_BURST_I - plbv46_slave_burst - implementation
11
         /spiifc - IMP C:|Users|mjlyons|workspace|vSPI|projnav|xps|pcores|spiifc_v1_00_a|hdl|vhdl|spiifc.vhd/PLBV46_SLAVE_BURST_I - plbv46_slave_burst - implementation/I_SLAVE_ATTACHMENT - plb_slave_attachment - implementation
12
         /spiifc_tb2 C:|Users|mjlyons|workspace|vSPI|test|spi_base|spiifc_tb2.v
13
         /spiwrap C:|Users|mjlyons|workspace|vSPI|src|spi_base|spiwrap.v
14
      
15
      
16
         spiloop (C:/Users/mjlyons/workspace/vSPI/src/spi_base/spiloop.v)
17
      
18
      0
19
      0
20
      000000ff00000000000000010000000100000000000000000000000000000000020200000001000000010000006400000225000000020000000000000000000000000200000064ffffffff000000810000000300000002000002250000000100000003000000000000000100000003
21
      true
22
      spiloop (C:/Users/mjlyons/workspace/vSPI/src/spi_base/spiloop.v)
23
   
24
   
25
      
26
         1
27
         Configure Target Device
28
         Design Utilities
29
         Implement Design
30
         Synthesize - XST
31
         User Constraints
32
      
33
      
34
         Synthesize - XST
35
      
36
      0
37
      0
38
      000000ff000000000000000100000001000000000000000000000000000000000000000000000000f8000000010000000100000000000000000000000064ffffffff000000810000000000000001000000f80000000100000000
39
      false
40
      Synthesize - XST
41
   
42
   
43
      
44
         1
45
      
46
      
47
      0
48
      0
49
      000000ff00000000000000010000000000000000010000000000000000000000000000000000000392000000040101000100000000000000000000000064ffffffff000000810000000000000004000000a800000001000000000000004a00000001000000000000006600000001000000000000023a0000000100000000
50
      false
51
      addr_reg_cntr_brst_flex.vhd
52
   
53
   
54
      
55
         1
56
         interrupt_control_v2_01_a
57
         plbv46_slave_burst_v1_01_a
58
         proc_common_v3_00_a
59
         work
60
      
61
      
62
      0
63
      0
64
      000000ff00000000000000010000000000000000010000000000000000000000000000000000000109000000010001000100000000000000000000000064ffffffff000000810000000000000001000001090000000100000000
65
      false
66
      interrupt_control_v2_01_a
67
   
68
   
69
      
70
         1
71
         Design Utilities
72
      
73
      
74
         
75
      
76
      0
77
      0
78
      000000ff000000000000000100000001000000000000000000000000000000000000000000000000f8000000010000000100000000000000000000000064ffffffff000000810000000000000001000000f80000000100000000
79
      false
80
      
81
   
82
   
83
      
84
         1
85
         Design Utilities
86
         Implement Design/Map
87
         Implement Design/Place & Route
88
         Implement Design/Translate
89
         User Constraints
90
      
91
      
92
         Manage Configuration Project (iMPACT)
93
      
94
      0
95
      0
96
      000000ff000000000000000100000001000000000000000000000000000000000000000000000000f8000000010000000100000000000000000000000064ffffffff000000810000000000000001000000f80000000100000000
97
      false
98
      Manage Configuration Project (iMPACT)
99
   
100
   
101
      
102
         1
103
      
104
      
105
         
106
      
107
      0
108
      0
109
      000000ff000000000000000100000001000000000000000000000000000000000000000000000000f8000000010000000100000000000000000000000064ffffffff000000810000000000000001000000f80000000100000000
110
      false
111
      
112
   
113
   000000ff00000000000000020000011b0000011b01000000050100000002
114
   Implementation
115
   
116
      
117
         2
118
         /spiifc - IMP C:|Users|mjlyons|workspace|vSPI|projnav|xps|pcores|spiifc_v1_00_a|hdl|vhdl|spiifc.vhd
119
         /spiifc_tb C:|Users|mjlyons|workspace|vSPI|test|spi_base|spiifc_tb.v/uut - spiifc - IMP
120
         /spiifc_tb C:|Users|mjlyons|workspace|vSPI|test|spi_base|spiifc_writereg_tb.v/uut - spiifc - IMP
121
         /spiifc_tb2 C:|Users|mjlyons|workspace|vSPI|test|spi_base|spiifc_tb2.v/uut - spiifc - IMP
122
         /spiloop C:|Users|mjlyons|workspace|vSPI|src|spi_base|spiloop.v/mySpiIfc - spiifc - IMP
123
         /spiwrap C:|Users|mjlyons|workspace|vSPI|src|spi_base|spiwrap.v/mySpiIfc - spiifc - IMP
124
      
125
      
126
         Unassigned User Library Modules
127
      
128
      0
129
      0
130
      000000ff00000000000000010000000100000000000000000000000000000000020200000001000000010000006400000175000000020000000000000000000000000200000064ffffffff000000810000000300000002000001750000000100000003000000000000000100000003
131
      true
132
      Unassigned User Library Modules
133
   
134
   
135
      
136
         1
137
         Design Utilities
138
      
139
      
140
         
141
      
142
      0
143
      0
144
      000000ff000000000000000100000001000000000000000000000000000000000000000000000000f8000000010000000100000000000000000000000064ffffffff000000810000000000000001000000f80000000100000000
145
      false
146
      
147
   
148
   
149
      
150
         1
151
      
152
      
153
         Simulate Behavioral Model
154
      
155
      0
156
      0
157
      000000ff000000000000000100000001000000000000000000000000000000000000000000000000f8000000010000000100000000000000000000000064ffffffff000000810000000000000001000000f80000000100000000
158
      false
159
      Simulate Behavioral Model
160
   
161
   
162
      
163
         1
164
         User Constraints
165
      
166
      
167
         
168
      
169
      0
170
      0
171
      000000ff000000000000000100000001000000000000000000000000000000000000000000000000f8000000010000000100000000000000000000000064ffffffff000000810000000000000001000000f80000000100000000
172
      false
173
      
174
   
175
   
176
      
177
         1
178
         ISim Simulator
179
      
180
      
181
         
182
      
183
      0
184
      0
185
      000000ff000000000000000100000001000000000000000000000000000000000000000000000000f8000000010000000100000000000000000000000064ffffffff000000810000000000000001000000f80000000100000000
186
      false
187
      
188
   
189
   
190
      
191
         1
192
      
193
      
194
         
195
      
196
      0
197
      0
198
      000000ff000000000000000100000001000000000000000000000000000000000000000000000000f8000000010000000100000000000000000000000064ffffffff000000810000000000000001000000f80000000100000000
199
      false
200
      
201
   
202

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.