URL
https://opencores.org/ocsvn/vtach/vtach/trunk
[/] [vtach/] [trunk/] [ipcore_dir/] [create_mainmen.tcl] - Blame information for rev 2
Details |
Compare with Previous |
View Log
Line No. |
Rev |
Author |
Line |
1 |
2 |
wd5gnr |
##
|
2 |
|
|
## Core Generator Run Script, generator for Project Navigator create command
|
3 |
|
|
##
|
4 |
|
|
|
5 |
|
|
proc findRtfPath { relativePath } {
|
6 |
|
|
set xilenv ""
|
7 |
|
|
if { [info exists ::env(XILINX) ] } {
|
8 |
|
|
if { [info exists ::env(MYXILINX)] } {
|
9 |
|
|
set xilenv [join [list $::env(MYXILINX) $::env(XILINX)] $::xilinx::path_sep ]
|
10 |
|
|
} else {
|
11 |
|
|
set xilenv $::env(XILINX)
|
12 |
|
|
}
|
13 |
|
|
}
|
14 |
|
|
foreach path [ split $xilenv $::xilinx::path_sep ] {
|
15 |
|
|
set fullPath [ file join $path $relativePath ]
|
16 |
|
|
if { [ file exists $fullPath ] } {
|
17 |
|
|
return $fullPath
|
18 |
|
|
}
|
19 |
|
|
}
|
20 |
|
|
return ""
|
21 |
|
|
}
|
22 |
|
|
|
23 |
|
|
source [ findRtfPath "data/projnav/scripts/dpm_cgUtils.tcl" ]
|
24 |
|
|
|
25 |
|
|
set result [ run_cg_create "xilinx.com:ip:blk_mem_gen:6.1" "mainmen" "Block Memory Generator" "Block Memory Generator (xilinx.com:ip:blk_mem_gen:6.1) generated by Project Navigator" xc3s200-4ft256 VHDL_and_Verilog ]
|
26 |
|
|
|
27 |
|
|
if { $result == 0 } {
|
28 |
|
|
puts "Core Generator create command completed successfully."
|
29 |
|
|
} elseif { $result == 1 } {
|
30 |
|
|
puts "Core Generator create command failed."
|
31 |
|
|
} elseif { $result == 3 || $result == 4 } {
|
32 |
|
|
# convert 'version check' result to real return range, bypassing any messages.
|
33 |
|
|
set result [ expr $result - 3 ]
|
34 |
|
|
} else {
|
35 |
|
|
puts "Core Generator create cancelled."
|
36 |
|
|
}
|
37 |
|
|
exit $result
|
© copyright 1999-2025
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.