OpenCores
URL https://opencores.org/ocsvn/vtach/vtach/trunk

Subversion Repositories vtach

[/] [vtach/] [trunk/] [vtach.ucf] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 wd5gnr
##### >>>   UCF File for Xilinx Spartan-3 FPGA Board   <<< #####
2
### Created by Spartan-3 UCF Generator on 12/28/2005 at 12:26
3
### Spartan-3 Clock Oscillator:
4
### Spartan-3 Pushbutton Switches:
5
### Spartan-3 Slide Switches:
6
### Spartan-3 Discrete LEDs:
7
### Spartan-3 7-Segment LED:   digit enables:
8
### Spartan-3 7-Segment LED:   segment enables:
9
### Spartan-3 SRAM:Enables for IC10:
10
### Spartan-3 SRAM:Enables for both IC10 and IC11:
11
### Spartan-3 SRAM:Address for both IC10 and IC11:
12
### Spartan-3 SRAM:Data for IC10:
13
#PACE: Start of Constraints generated by PACE
14
#PACE: Start of PACE I/O Pin Assignments
15
# CLK - 50MHz oscillator
16
NET "clk" LOC = T9;
17
# right digit (active low)
18
NET "ds0" LOC = D14;
19
# middle right digit (active low)
20
NET "ds1" LOC = G14;
21
# middle left digit (active low)
22
NET "ds2" LOC = F14;
23
# left digit (active low)
24
NET "ds3" LOC = E13;
25
# LED display segment a (active low)
26
NET "segA" LOC = E14;
27
# LED display segment b (active low)
28
NET "segB" LOC = G13;
29
# LED display segment c (active low)
30
NET "segC" LOC = N15;
31
# LED display segment d (active low)
32
NET "segD" LOC = P15;
33
# LED display segment e (active low)
34
NET "segE" LOC = R16;
35
# LED display segment f (active low)
36
NET "segF" LOC = F13;
37
# LED display segment g (active low)
38
NET "segG" LOC = N16;
39
#NET "dp"  LOC = "P16"  ; # LED display decimal point (active low)
40
# LD0 (active high)
41
NET "led[0]" LOC = K12;
42
# LD1 (active high)
43
NET "led[1]" LOC = P14;
44
# LD2 (active high)
45
NET "led[2]" LOC = L12;
46
# LD3 (active high)
47
NET "led[3]" LOC = N14;
48
# LD4 (active high)
49
NET "led[4]" LOC = P13;
50
# LD5 (active high)
51
NET "led[5]" LOC = N12;
52
# LD6 (active high)
53
NET "led[6]" LOC = P12;
54
# LD7 (active high)
55
NET "led[7]" LOC = P11;
56
# BTN3 (active high)
57
NET "extreset" LOC = L14;
58
# BTN2 (active high)
59
NET "pb2" LOC = L13;
60
# BTN1 (active high)
61
NET "pb1" LOC = M14;
62
# BTN0 (active high)
63
NET "pb0" LOC = M13;
64
#NET "serialin"  LOC = "T13"  ;
65
#NET "serialout" LOC = "R13"  ;
66
# SW0 (active high when up)
67
NET "sw[0]" LOC = F12;
68
# SW1 (active high when up)
69
NET "sw[1]" LOC = G12;
70
# SW2 (active high when up)
71
NET "sw[2]" LOC = H14;
72
# SW3 (active high when up)
73
NET "sw[3]" LOC = H13;
74
# SW4 (active high when up)
75
NET "sw[4]" LOC = J14;
76
# SW5 (active high when up)
77
NET "sw[5]" LOC = J13;
78
# SW6 (active high when up)
79
NET "sw[6]" LOC = K14;
80
# SW7 (active high when up)
81
NET "sw[7]" LOC = K13;
82
#NET "xmaddress[0]"  LOC = "L5"  ; # A0
83
#NET "xmaddress[10]"  LOC = "G5"  ; # A10
84
#NET "xmaddress[11]"  LOC = "H3"  ; # A11
85
#NET "xmaddress[12]"  LOC = "H4"  ; # A12
86
#NET "xmaddress[13]"  LOC = "J4"  ; # A13
87
#NET "xmaddress[14]"  LOC = "J3"  ; # A14
88
#NET "xmaddress[15]"  LOC = "K3"  ; # A15
89
#NET "xmaddress[16]"  LOC = "K5"  ; # A16
90
#NET "xmaddress[17]"  LOC = "L3"  ; # A17
91
#NET "xmaddress[1]"  LOC = "N3"  ; # A1
92
#NET "xmaddress[2]"  LOC = "M4"  ; # A2
93
#NET "xmaddress[3]"  LOC = "M3"  ; # A3
94
#NET "xmaddress[4]"  LOC = "L4"  ; # A4
95
#NET "xmaddress[5]"  LOC = "G4"  ; # A5
96
#NET "xmaddress[6]"  LOC = "F3"  ; # A6
97
#NET "xmaddress[7]"  LOC = "F4"  ; # A7
98
#NET "xmaddress[8]"  LOC = "E3"  ; # A8
99
#NET "xmaddress[9]"  LOC = "E4"  ; # A9
100
#NET "xmce"  LOC = "P7"  ; # CE1 - chip enable (active low)
101
#NET "xmdata[0]"  LOC = "N7"  ; # D0
102
#NET "xmdata[10]"  LOC = "F2"  ; # D10
103
#NET "xmdata[11]"  LOC = "H1"  ; # D11
104
#NET "xmdata[12]"  LOC = "J2"  ; # D12
105
#NET "xmdata[13]"  LOC = "L2"  ; # D13
106
#NET "xmdata[14]"  LOC = "P1"  ; # D14
107
#NET "xmdata[15]"  LOC = "R1"  ; # D15
108
#NET "xmdata[1]"  LOC = "T8"  ; # D1
109
#NET "xmdata[2]"  LOC = "R6"  ; # D2
110
#NET "xmdata[3]"  LOC = "T5"  ; # D3
111
#NET "xmdata[4]"  LOC = "R5"  ; # D4
112
#NET "xmdata[5]"  LOC = "C2"  ; # D5
113
#NET "xmdata[6]"  LOC = "C1"  ; # D6
114
#NET "xmdata[7]"  LOC = "B1"  ; # D7
115
#NET "xmdata[8]"  LOC = "D3"  ; # D8
116
#NET "xmdata[9]"  LOC = "P8"  ; # D9
117
#NET "xmlb"  LOC = "P6"  ; # LB1 - lower byte enable (active low)
118
#NET "xmsend"  LOC = "K4"  ; # OE - output enable (active low)
119
#NET "xmub"  LOC = "T4"  ; # UB1 - upper byte enable (active low)
120
#NET "xmwrite"  LOC = "G3"  ; # WE - write enable (active low)
121
#PACE: Start of PACE Area Constraints
122
#PACE: Start of PACE Prohibit Constraints
123
CONFIG PROHIBIT = C3;
124
CONFIG PROHIBIT = D2;
125
CONFIG PROHIBIT = D1;
126
CONFIG PROHIBIT = E2;
127
CONFIG PROHIBIT = E1;
128
CONFIG PROHIBIT = F5;
129
CONFIG PROHIBIT = G2;
130
CONFIG PROHIBIT = G1;
131
CONFIG PROHIBIT = J1;
132
CONFIG PROHIBIT = K1;
133
CONFIG PROHIBIT = K2;
134
CONFIG PROHIBIT = M1;
135
CONFIG PROHIBIT = M2;
136
CONFIG PROHIBIT = N1;
137
CONFIG PROHIBIT = N2;
138
CONFIG PROHIBIT = P2;
139
CONFIG PROHIBIT = M16;
140
CONFIG PROHIBIT = M15;
141
CONFIG PROHIBIT = T14;
142
CONFIG PROHIBIT = P5;
143
CONFIG PROHIBIT = N5;
144
CONFIG PROHIBIT = R9;
145
CONFIG PROHIBIT = T10;
146
CONFIG PROHIBIT = N10;
147
CONFIG PROHIBIT = R11;
148
CONFIG PROHIBIT = T12;
149
CONFIG PROHIBIT = R12;
150
CONFIG PROHIBIT = R4;
151
#PACE: End of Constraints generated by PACE
152
NET "clk" TNM_NET = "clk";
153
TIMESPEC TS_clk = PERIOD "clk" 50 MHz HIGH 50 %;
154
 
155
 
156
# PlanAhead Generated IO constraints
157
 
158
NET "led[0]" IOSTANDARD = LVCMOS25;
159
NET "led[1]" IOSTANDARD = LVCMOS25;
160
NET "led[2]" IOSTANDARD = LVCMOS25;
161
NET "led[3]" IOSTANDARD = LVCMOS25;
162
NET "led[4]" IOSTANDARD = LVCMOS25;
163
NET "led[5]" IOSTANDARD = LVCMOS25;
164
NET "led[6]" IOSTANDARD = LVCMOS25;
165
NET "led[7]" IOSTANDARD = LVCMOS25;
166
NET "ds0" SLEW = FAST;
167
NET "ds1" SLEW = FAST;
168
NET "ds2" SLEW = FAST;
169
NET "ds3" SLEW = FAST;
170
NET "led[0]" SLEW = FAST;
171
NET "led[1]" SLEW = FAST;
172
NET "led[2]" SLEW = FAST;
173
NET "led[3]" SLEW = FAST;
174
NET "led[4]" SLEW = FAST;
175
NET "led[5]" SLEW = FAST;
176
NET "led[6]" SLEW = FAST;
177
NET "led[7]" SLEW = FAST;
178
NET "segA" SLEW = FAST;
179
NET "segB" SLEW = FAST;
180
NET "segC" SLEW = FAST;
181
NET "segD" SLEW = FAST;
182
NET "segE" SLEW = FAST;
183
NET "segF" SLEW = FAST;
184
NET "segG" SLEW = FAST;
185
NET "sw[0]" SLEW = FAST;
186
NET "sw[1]" SLEW = FAST;
187
NET "sw[2]" SLEW = FAST;
188
NET "sw[3]" SLEW = FAST;
189
NET "sw[4]" SLEW = FAST;
190
NET "sw[5]" SLEW = FAST;
191
NET "sw[6]" SLEW = FAST;
192
NET "sw[7]" SLEW = FAST;

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.