OpenCores
URL https://opencores.org/ocsvn/w11/w11/trunk

Subversion Repositories w11

[/] [w11/] [tags/] [w11a_V0.5/] [rtl/] [vlib/] [rri/] [tb/] [Makefile] - Blame information for rev 7

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 wfjm
# $Id: Makefile 311 2010-06-30 17:52:37Z mueller $
2
#
3
#  Revision History:
4
# Date         Rev Version  Comment
5
# 2009-11-21   252   1.2    add ISim support
6
# 2007-11-03    95   1.1.2  use .log rather .dat output in check_dsim
7
# 2007-09-16    83   1.1.1  add include *.o.dep_ghdl
8
# 2007-06-29    61   1.1    add clean and all
9
# 2007-06-10    51   1.0    Initial version
10
#
11
EXE_all = tb_rri_core tb_rri_serport \
12
        tb_rritba_ttcombo tb_rriext_ttcombo
13
#
14
#
15
.phony : all all_ssim all_tsim clean
16
#
17
all      : $(EXE_all)
18
all_ssim : $(EXE_all:=_ssim)
19
all_tsim : $(EXE_all:=_tsim)
20
#
21
clean : ise_clean ghdl_clean isim_clean
22
#
23
#-----
24
#
25
include $(RETROBASE)/rtl/vlib/Makefile.ghdl
26
include $(RETROBASE)/rtl/vlib/Makefile.isim
27
include $(RETROBASE)/rtl/vlib/Makefile.xflow
28
#
29
VBOM_all = $(wildcard *.vbom)
30
#
31
include $(VBOM_all:.vbom=.dep_xst)
32
include $(VBOM_all:.vbom=.dep_ghdl)
33
include $(VBOM_all:.vbom=.dep_isim)
34
include $(wildcard *.o.dep_ghdl)
35
#

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.