OpenCores
URL https://opencores.org/ocsvn/w11/w11/trunk

Subversion Repositories w11

[/] [w11/] [tags/] [w11a_V0.6/] [doc/] [README.txt] - Blame information for rev 5

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 5 wfjm
# $Id: README.txt 317 2010-07-22 19:36:56Z mueller $
2
 
3
Release notes for w11a
4
 
5
  Table of content:
6
 
7
  1. Documentation
8
  2. Files
9
  3. Change Log
10
 
11
 
12
1. Documentation ----------------------------------------------------------
13
 
14
  More detailed information on installation, build and test can be found
15
  in the doc directory, specifically
16
 
17
    * README.txt: release notes
18
    * INSTALL.txt: installation and building test benches and systems
19
    * w11a_tb_guide.txt: running test benches
20
    * w11a_os_guide.txt: booting operating systems
21
 
22
2. Files ------------------------------------------------------------------
23
 
24
   doc                          Documentation
25
   rtl                          VHDL sources
26
   rtl/bplib                    - board and component support libs
27
   rtl/bplib/issi                 - for ISSI parts
28
   rtl/bplib/micron               - for Micron parts
29
   rtl/bplib/nexys2               - for Digilent Nexsy2 board
30
   rtl/bplib/s3board              - for Digilent S3BOARD
31
   rtl/ibus                     - ibus devices (UNIBUS peripherals)
32
   rtl/sys_gen                  - top level designs
33
   rtl/sys_gen/w11a               - top level designs for w11a SoC
34
   rtl/sys_gen/w11a/nexys2          - w11a SoC for Digilent Nexsy2
35
   rtl/sys_gen/w11a/s3board         - w11a SoC for Digilent S3BOARD
36
   rtl/vlib                     - VHDL component libs
37
   rtl/vlib/comlib                - communication
38
   rtl/vlib/genlib                - general
39
   rtl/vlib/memlib                - memory
40
   rtl/vlib/rri                   - remote-register-interface
41
   rtl/vlib/serport               - serial port (UART)
42
   rtl/vlib/simlib                - simulation helper lib
43
   rtl/vlib/xlib                  - Xilinx specific components
44
   rtl/w11a                     - w11a core
45
   tools                        helper programs
46
   tools/bin                    - scripts and binaries
47
 
48
3. Change Log -------------------------------------------------------------
49
 
50
2010-07-24 - w11a version V0.5 -----------------------------
51
  Initial release with
52
  - w11a CPU core
53
  - basic set of peripherals: kw11l, dl11, lp11, pc11, rk11/rk05
54
  - just for fun: iist (not fully implemented and tested yet)
55
  - two complete system configurations with
56
    - for a Digilent S3BOARD    rtl/sys_gen/w11a/s3board/sys_w11a_s3
57
    - for a Digilent Nexys2     rtl/sys_gen/w11a/nexys2/sys_w11a_n2

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.