OpenCores
URL https://opencores.org/ocsvn/w11/w11/trunk

Subversion Repositories w11

[/] [w11/] [tags/] [w11a_V0.6/] [doc/] [README.txt] - Blame information for rev 8

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 8 wfjm
# $Id: README.txt 341 2010-11-27 23:05:43Z mueller $
2 5 wfjm
 
3
Release notes for w11a
4
 
5
  Table of content:
6
 
7
  1. Documentation
8
  2. Files
9
  3. Change Log
10
 
11
 
12
1. Documentation ----------------------------------------------------------
13
 
14
  More detailed information on installation, build and test can be found
15
  in the doc directory, specifically
16
 
17
    * README.txt: release notes
18
    * INSTALL.txt: installation and building test benches and systems
19
    * w11a_tb_guide.txt: running test benches
20
    * w11a_os_guide.txt: booting operating systems
21 6 wfjm
    * w11a_known_issues.txt: known differences, limitations and issues
22 5 wfjm
 
23
2. Files ------------------------------------------------------------------
24
 
25
   doc                          Documentation
26
   rtl                          VHDL sources
27
   rtl/bplib                    - board and component support libs
28
   rtl/bplib/issi                 - for ISSI parts
29
   rtl/bplib/micron               - for Micron parts
30
   rtl/bplib/nexys2               - for Digilent Nexsy2 board
31
   rtl/bplib/s3board              - for Digilent S3BOARD
32
   rtl/ibus                     - ibus devices (UNIBUS peripherals)
33
   rtl/sys_gen                  - top level designs
34
   rtl/sys_gen/w11a               - top level designs for w11a SoC
35
   rtl/sys_gen/w11a/nexys2          - w11a SoC for Digilent Nexsy2
36
   rtl/sys_gen/w11a/s3board         - w11a SoC for Digilent S3BOARD
37
   rtl/vlib                     - VHDL component libs
38
   rtl/vlib/comlib                - communication
39
   rtl/vlib/genlib                - general
40
   rtl/vlib/memlib                - memory
41
   rtl/vlib/rri                   - remote-register-interface
42
   rtl/vlib/serport               - serial port (UART)
43
   rtl/vlib/simlib                - simulation helper lib
44
   rtl/vlib/xlib                  - Xilinx specific components
45
   rtl/w11a                     - w11a core
46
   tools                        helper programs
47
   tools/bin                    - scripts and binaries
48
 
49
3. Change Log -------------------------------------------------------------
50
 
51 8 wfjm
- trunk (2010-11-28: svn rev 8(oc) 341(wfjm); untagged w11a_V0.51)
52 6 wfjm
 
53 8 wfjm
  - Changes
54
    - module renames:
55
      - in future 'box' is used for large autonomous blocks, therefore use
56
        the term unit for purely sequential logic modules:
57
          pdp11_abox -> pdp11_ounit
58
          pdp11_dbox -> pdp11_aunit
59
          pdp11_lbox -> pdp11_lunit
60
          pdp11_mbox -> pdp11_munit
61 6 wfjm
 
62 8 wfjm
    - signal renames:
63
      - renamed RRI_LAM -> RB_LAM in all ibus devices
64
      - renamed CLK     -> I_CLK50 in all top level nexys2 and s3board designs
65
 
66
    - migrate to ibus protocol verion 2
67
      - in ib_mreq use now aval,re,we,rmw instead of req,we,dip
68
      - basic ibus transaction now takes 2 cycles, one for address select, one
69
        for data exchange. This avoids too long logic paths in ibus sector.
70
 
71
  - New features
72
    - ibus
73
      - added ib_sres_or_mon to check for miss-behaving ibus devices
74
      - added ib_sel to encapsulate address select logic
75
    - nexys2 systems
76
      - now DCM derived system clock supported
77
      - sys_gen/w11a/nexys2
78
        - sys_w11a_n2 now runs with 58 MHz clksys
79
 
80
  - Bug fixes
81
    - rtl/vlib/Makefile.xflow: use default .opt files under rtl/vlib again.
82
 
83 6 wfjm
- w11a_V0.5 (2010-07-23) -------------------------------------
84
 
85 5 wfjm
  Initial release with
86
  - w11a CPU core
87
  - basic set of peripherals: kw11l, dl11, lp11, pc11, rk11/rk05
88
  - just for fun: iist (not fully implemented and tested yet)
89
  - two complete system configurations with
90
    - for a Digilent S3BOARD    rtl/sys_gen/w11a/s3board/sys_w11a_s3
91
    - for a Digilent Nexys2     rtl/sys_gen/w11a/nexys2/sys_w11a_n2

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.