OpenCores
URL https://opencores.org/ocsvn/w11/w11/trunk

Subversion Repositories w11

[/] [w11/] [tags/] [w11a_V0.6/] [rtl/] [bplib/] [s3board/] [tb/] [tb_s3_sram_memctl.vbom] - Blame information for rev 27

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 16 wfjm
# libs
2
../../../vlib/slvtypes.vhd
3
../s3boardlib.vbom
4
../../../vlib/simlib/simlib.vhd
5
# components
6
../../../vlib/simlib/simclk.vbom
7 17 wfjm
../../../vlib/simlib/simclkcnt.vbom
8 16 wfjm
../../issi/is61lv25616al.vbom
9 17 wfjm
${uut := ../s3_sram_memctl.vbom}
10 16 wfjm
# design
11
tb_s3_sram_memctl.vhd

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.