OpenCores
URL https://opencores.org/ocsvn/w11/w11/trunk

Subversion Repositories w11

[/] [w11/] [tags/] [w11a_V0.6/] [rtl/] [make/] [syn_s6_speed.opt] - Blame information for rev 24

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 12 wfjm
FLOWTYPE = FPGA_SYNTHESIS;
2
#
3 22 wfjm
# $Id: syn_s6_speed.opt 537 2013-10-06 09:06:23Z mueller $
4 12 wfjm
#
5
#  Revision History:
6 17 wfjm
# Date         Rev Version  Comment
7 22 wfjm
# 2013-10-05   537   1.2    define all, use -opt_level=2, -shreg_min_size=3
8 17 wfjm
# 2012-02-05   456   1.1    use $top_entity variable for -top attribute
9 12 wfjm
# 2011-08-13   405   1.0    Initial version
10
#
11
# Derived from ISE xst_mixed.opt
12
#
13
# ----------------------------------------------------------------------------
14
# Options for XST
15
#
16
Program xst
17
-ifn _xst.scr;            # input XST script file
18
-ofn _xst.log;            # output XST log file
19
-intstyle xflow;                  # Message Reporting Style
20
#
21
# ParamFile lists the XST Properties that can be set by the user.
22
#
23
ParamFile: _xst.scr
24
"run";
25
#
26
# Global Synthesis Options
27
#
28
"-ifn ";             # Input/Project File Name
29
"-ifmt mixed";                    # Input Format (Verilog and VHDL)
30
"-ofn ";                  # Output File Name
31
"-ofmt ngc";                      # Output File Format
32 17 wfjm
"-top $top_entity";               # Top Design Name
33 12 wfjm
"-p ";                  # Target Device
34 22 wfjm
"-uc .xcf";               # Constraint File name
35 12 wfjm
"-opt_mode SPEED";                # Optimization Criteria # AREA or SPEED
36 22 wfjm
"-opt_level 2";                   # Optimization Effort Criteria def=1 !
37
"-power NO";                      # def
38
"-iuc NO";                        # def
39
"-keep_hierarchy No";             # def
40
"-netlist_hierarchy As_Optimized";# def
41
"-rtlview No";                    # def=yes if from ISE
42
"-glob_opt AllClockNets";         # likely def
43
"-read_cores YES";                # def (irrelevant)
44
"-write_timing_constraints NO";   # def
45
"-cross_clock_analysis NO";       # def
46
"-hierarchy_separator /";         # ?
47
"-bus_delimiter <>";              # def
48
"-case Maintain";                 # def
49
"-slice_utilization_ratio 100";   # ?
50
"-bram_utilization_ratio 100";    # ?
51
"-dsp_utilization_ratio 100";     # ?
52
"-lc Auto";                       # def
53
"-reduce_control_sets Auto";      # def
54
"-fsm_extract YES";               # def
55
"-fsm_encoding Auto";             # def
56
"-safe_implementation No";        # def
57
"-fsm_style LUT";                 # def
58
"-ram_extract Yes";               # def
59
"-ram_style Auto";                # def
60
"-rom_extract Yes";               # def
61
"-rom_style Auto";                # def
62
"-shreg_extract YES";             # def
63
"-shreg_min_size 3";              # default is 2 !!
64
"-auto_bram_packing NO";          # def
65
"-resource_sharing YES";          # def
66
"-async_to_sync NO";              # def
67
"-use_dsp48 Auto";                # def
68
"-iobuf YES";                     # def
69
"-max_fanout 100000";             # def
70
"-bufg 16";                       # def (for S-6)
71
"-register_duplication YES";      # def
72
"-register_balancing No";         # def
73
"-optimize_primitives NO";        # def
74
"-use_clock_enable Auto";         # def
75
"-use_sync_set Auto";             # def
76
"-use_sync_reset Auto";           # def
77
"-iob Auto";                      # ?
78
"-equivalent_register_removal YES";     # def
79
"-slice_utilization_ratio_maxmargin 5"; # ?
80 12 wfjm
#
81
# The following are HDL Options
82
#
83
End ParamFile
84
End Program xst
85
#

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.