OpenCores
URL https://opencores.org/ocsvn/w11/w11/trunk

Subversion Repositories w11

[/] [w11/] [tags/] [w11a_V0.6/] [rtl/] [sys_gen/] [w11a/] [nexys3/] [sys_w11a_n3.mfset] - Blame information for rev 40

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 16 wfjm
# $Id: sys_w11a_n3.mfset 440 2011-12-18 20:08:09Z mueller $
2 15 wfjm
#
3
# ----------------------------------------------------------------------------
4
[xst]
5
INFO:.*Case statement is complete. others clause is never selected
6
INFO:.*The small RAM <.*> will be implemented on LUTs
7
 
8
sys_w11a_n3\..*Output port  of the instance  is unconnected
9
sys_w11a_n3\..*Output port  of the instance  is unconnected
10
sys_w11a_n3\..*Output port  of the instance  is unconnected
11
sys_w11a_n3\..*Output port  of the instance  is unconnected
12
#
13
# ----------------------------------------------------------------------------
14
[tra]
15
INFO:.*TNM 'I_CLK100'.*was traced into DCM_SP
16
INFO:.*Setting CLKIN_PERIOD attribute associated with DCM instance
17
#
18
# ----------------------------------------------------------------------------
19
[map]
20
WARNING:.*has the attribute CLK_FEEDBACK set to NONE
21
WARNING:.*The signal  is incomplete
22
WARNING:.*to use input parity pin.*dangling output for parity pin
23
INFO:.*
24
#
25
# ----------------------------------------------------------------------------
26
[par]
27
WARNING:.*has the attribute CLK_FEEDBACK set to NONE
28
WARNING:.*The signal I_MEM_WAIT_IBUF has no load
29
WARNING:.*There are 1 loadless signals in this design
30
#
31
# ----------------------------------------------------------------------------
32
[bgn]
33
WARNING:.*The signal  is incomplete
34
WARNING:.*to use input parity pin.*dangling output for parity pin
35
INFO:.*To achieve optimal frequency synthesis performance

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.