| 1 |
10 |
wfjm |
-- $Id: rb_sres_or_4.vhd 343 2010-12-05 21:24:38Z mueller $
|
| 2 |
|
|
--
|
| 3 |
|
|
-- Copyright 2008-2010 by Walter F.J. Mueller <W.F.J.Mueller@gsi.de>
|
| 4 |
|
|
--
|
| 5 |
|
|
-- This program is free software; you may redistribute and/or modify it under
|
| 6 |
|
|
-- the terms of the GNU General Public License as published by the Free
|
| 7 |
|
|
-- Software Foundation, either version 2, or at your option any later version.
|
| 8 |
|
|
--
|
| 9 |
|
|
-- This program is distributed in the hope that it will be useful, but
|
| 10 |
|
|
-- WITHOUT ANY WARRANTY, without even the implied warranty of MERCHANTABILITY
|
| 11 |
|
|
-- or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
|
| 12 |
|
|
-- for complete details.
|
| 13 |
|
|
--
|
| 14 |
|
|
------------------------------------------------------------------------------
|
| 15 |
|
|
-- Module Name: rb_sres_or_4 - syn
|
| 16 |
|
|
-- Description: rbus result or, 4 input
|
| 17 |
|
|
--
|
| 18 |
|
|
-- Dependencies: rb_sres_or_mon [sim only]
|
| 19 |
|
|
-- Test bench: -
|
| 20 |
|
|
-- Target Devices: generic
|
| 21 |
|
|
-- Tool versions: xst 8.1, 8.2, 9.1, 9.2, 11.4, 12.1; ghdl 0.18-0.29
|
| 22 |
|
|
--
|
| 23 |
|
|
-- Revision History:
|
| 24 |
|
|
-- Date Rev Version Comment
|
| 25 |
|
|
-- 2010-12-04 343 1.1.1 use now rb_sres_or_mon
|
| 26 |
|
|
-- 2010-06-26 309 1.1 add rritb_sres_or_mon
|
| 27 |
|
|
-- 2008-08-22 161 1.0.1 renamed rri_rbres_ -> rb_sres_
|
| 28 |
|
|
-- 2008-01-20 113 1.0 Initial version
|
| 29 |
|
|
------------------------------------------------------------------------------
|
| 30 |
|
|
|
| 31 |
|
|
library ieee;
|
| 32 |
|
|
use ieee.std_logic_1164.all;
|
| 33 |
|
|
|
| 34 |
|
|
use work.slvtypes.all;
|
| 35 |
|
|
use work.rblib.all;
|
| 36 |
|
|
|
| 37 |
|
|
-- ----------------------------------------------------------------------------
|
| 38 |
|
|
|
| 39 |
|
|
entity rb_sres_or_4 is -- rbus result or, 4 input
|
| 40 |
|
|
port (
|
| 41 |
|
|
RB_SRES_1 : in rb_sres_type; -- rb_sres input 1
|
| 42 |
|
|
RB_SRES_2 : in rb_sres_type := rb_sres_init; -- rb_sres input 2
|
| 43 |
|
|
RB_SRES_3 : in rb_sres_type := rb_sres_init; -- rb_sres input 3
|
| 44 |
|
|
RB_SRES_4 : in rb_sres_type := rb_sres_init; -- rb_sres input 4
|
| 45 |
|
|
RB_SRES_OR : out rb_sres_type -- rb_sres or'ed output
|
| 46 |
|
|
);
|
| 47 |
|
|
end rb_sres_or_4;
|
| 48 |
|
|
|
| 49 |
|
|
architecture syn of rb_sres_or_4 is
|
| 50 |
|
|
|
| 51 |
|
|
begin
|
| 52 |
|
|
|
| 53 |
|
|
proc_comb : process (RB_SRES_1, RB_SRES_2, RB_SRES_3, RB_SRES_4)
|
| 54 |
|
|
begin
|
| 55 |
|
|
|
| 56 |
|
|
RB_SRES_OR.ack <= RB_SRES_1.ack or
|
| 57 |
|
|
RB_SRES_2.ack or
|
| 58 |
|
|
RB_SRES_3.ack or
|
| 59 |
|
|
RB_SRES_4.ack;
|
| 60 |
|
|
RB_SRES_OR.busy <= RB_SRES_1.busy or
|
| 61 |
|
|
RB_SRES_2.busy or
|
| 62 |
|
|
RB_SRES_3.busy or
|
| 63 |
|
|
RB_SRES_4.busy;
|
| 64 |
|
|
RB_SRES_OR.err <= RB_SRES_1.err or
|
| 65 |
|
|
RB_SRES_2.err or
|
| 66 |
|
|
RB_SRES_3.err or
|
| 67 |
|
|
RB_SRES_4.err;
|
| 68 |
|
|
RB_SRES_OR.dout <= RB_SRES_1.dout or
|
| 69 |
|
|
RB_SRES_2.dout or
|
| 70 |
|
|
RB_SRES_3.dout or
|
| 71 |
|
|
RB_SRES_4.dout;
|
| 72 |
|
|
|
| 73 |
|
|
end process proc_comb;
|
| 74 |
|
|
|
| 75 |
|
|
-- synthesis translate_off
|
| 76 |
|
|
ORMON : rb_sres_or_mon
|
| 77 |
|
|
port map (
|
| 78 |
|
|
RB_SRES_1 => RB_SRES_1,
|
| 79 |
|
|
RB_SRES_2 => RB_SRES_2,
|
| 80 |
|
|
RB_SRES_3 => RB_SRES_3,
|
| 81 |
|
|
RB_SRES_4 => RB_SRES_4
|
| 82 |
|
|
);
|
| 83 |
|
|
-- synthesis translate_on
|
| 84 |
|
|
|
| 85 |
|
|
end syn;
|
