OpenCores
URL https://opencores.org/ocsvn/w11/w11/trunk

Subversion Repositories w11

[/] [w11/] [tags/] [w11a_V0.6/] [tools/] [asm-11/] [tests/] [test_0110_op_gg.mac] - Blame information for rev 40

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 19 wfjm
; $Id: test_0110_op_gg.mac 501 2013-03-30 13:53:39Z mueller $
2
;
3
; test opcodes with two general operands
4
;
5
        .asect
6
        .blkw   400
7
 
8
a:      .word   0               ;;!! 001000: 000000
9
b:      .word   0               ;;!! 001002: 000000
10
pa:     .word   a               ;;!! 001004: 001000
11
pb:     .word   b               ;;!! 001006: 001002
12
 
13
        const = 400
14
 
15
; all src modes to reg dst
16
p1:
17
        add     r1,r0           ;;!! 060100
18
        add     @r2,r0          ;;!! 061200
19
        add     (r3),r0         ;;!! 061300
20
        add     (r4)+,r0        ;;!! 062400
21
        add     @(r5)+,r0       ;;!! 063500
22
        add     -(r1),r0        ;;!! 064100
23
        add     @-(r2),r0       ;;!! 065200
24
        add     1234(r3),r0     ;;!! 066300 001234
25
        add     @1234(r4),r0    ;;!! 067400 001234
26
        add     a,r0            ;;!! 066700 177736
27
        add     @pa,r0          ;;!! 067700 177736
28
        add     @#a,r0          ;;!! 063700 001000
29
        add     #const,r0       ;;!! 062700 000400
30
 
31
; all reg src to all dst modes
32
p2:
33
        add     r0,r1           ;;!! 060001
34
        add     r0,@r2          ;;!! 060012
35
        add     r0,(r3)         ;;!! 060013
36
        add     r0,(r4)+        ;;!! 060024
37
        add     r0,@(r5)+       ;;!! 060035
38
        add     r0,-(r1)        ;;!! 060041
39
        add     r0,@-(r2)       ;;!! 060052
40
        add     r0,1234(r3)     ;;!! 060063 001234
41
        add     r0,@1234(r4)    ;;!! 060074 001234
42
        add     r0,a            ;;!! 060067 177670
43
        add     r0,@pa          ;;!! 060077 177670
44
        add     r0,@#a          ;;!! 060037 001000
45
 
46
; pc relative addressing
47
 
48
c:      .word   0               ;;!! 001120: 000000
49
d:      .word   0               ;;!! 001122: 000000
50
        add     c,d             ;;!! 001124: 066767 177770 177770
51
        add     f,e             ;;!! 001132: 066767 000004 000000
52
e:      .word   0               ;;!! 001140: 000000
53
f:      .word   0               ;;!! 001142: 000000
54
 
55
; some mixed cases
56
p3:
57
        add     r1,@r2          ;;!! 060112
58
        add     (r3),(r4)+      ;;!! 061324
59
        add     @(r5)+,-(r1)    ;;!! 063541
60
        add     @-(r2),1234(r3) ;;!! 065263 001234
61
        add     @1234(r4),a     ;;!! 067467 001234 177614
62
        add     @pa,@#a         ;;!! 067737 177614 001000
63
        add     #1000,b         ;;!! 062767 001000 177602
64
 
65
; all 'gg' type opcodes, random modes
66
p4:
67
        mov     @r2,(r3)        ;;!! 011213
68
        cmp     (r4)+,@(r5)+    ;;!! 022435
69
        bit     -(r1),@-(r2)    ;;!! 034152
70
        bic     1234(r3),@1234(r4) ;;!! 046374 001234 001234
71
        bis     a,@pa           ;;!! 056777 177560 177562
72
        movb    @#a,(r3)        ;;!! 113713 001000
73
        cmpb    @(r5)+,@-(r2)   ;;!! 123552
74
        bitb    @1234(r4),@pa   ;;!! 137477 001234 177546
75
        bicb    -(r1),1234(r3)  ;;!! 144163 001234
76
        bisb    a,@#b           ;;!! 156737 177532 001002
77
 
78
        .end

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.