URL https://opencores.org/ocsvn/w11/w11/trunk

Subversion Repositories w11

[/] [w11/] [tags/] [w11a_V0.6/] [tools/] [asm-11/] [tests-err/] [testerr_0150_Terror_fpp.mac] - Blame information for rev 40

Go to most recent revision | Details | Compare with Previous | View Log


; $Id: testerr_0150_Terror_fpp.mac 501 2013-03-30 13:53:39Z mueller $
;
; test T error code (trunction)
; fpp cases:  fpp ac reg>3
;
        .asect
        .blkw   400
 
a:      .word   0,0
        .word   0,0
 
; r0:r3 ok as fpp ac
; r4:r7 forbidden as fpp ac
 
; test with gr type opcode, here addf
 
        addf    a,r0
        addf    a,r1
        addf    a,r2
        addf    a,r3
 
        addf    a,r4            ;;!! T
        addf    a,r5            ;;!! T
        addf    a,sp            ;;!! T
        addf    a,pc            ;;!! T
 
; test with rg type opcode, here stf
 
        stf     r0,a
        stf     r1,a
        stf     r2,a
        stf     r3,a
 
        stf     r4,a            ;;!! T
        stf     r5,a            ;;!! T
        stf     sp,a            ;;!! T
        stf     pc,a            ;;!! T
 
; for fsrc and fdst only register 0-5
; are allowed, but the assembler doesn't
; check for this.
 
; test with mulf
 
        mulf    r0,r0
        mulf    r1,r0
        mulf    r2,r0
        mulf    r3,r0
        mulf    r4,r0
        mulf    r5,r0
 
        mulf    sp,r0           ; ok, but traps
        mulf    pc,r0           ; ok, but traps
 
; test with stf
 
        stf     r0,r0
        stf     r0,r1
        stf     r0,r2
        stf     r0,r3
        stf     r0,r4
        stf     r0,r5
 
        stf     r0,sp            ; ok, but traps
        stf     r0,pc            ; ok, but traps
 
        .end

Line No.	Rev	Author	Line
1	19	wfjm	`; $Id: testerr_0150_Terror_fpp.mac 501 2013-03-30 13:53:39Z mueller $`
2			`;`
3			`; test T error code (trunction)`
4			`; fpp cases: fpp ac reg>3`
5			`;`
6			`.asect`
7			`.blkw 400`
8
9			`a: .word 0,0`
10			`.word 0,0`
11
12			`; r0:r3 ok as fpp ac`
13			`; r4:r7 forbidden as fpp ac`
14
15			`; test with gr type opcode, here addf`
16
17			`addf a,r0`
18			`addf a,r1`
19			`addf a,r2`
20			`addf a,r3`
21
22			`addf a,r4 ;;!! T`
23			`addf a,r5 ;;!! T`
24			`addf a,sp ;;!! T`
25			`addf a,pc ;;!! T`
26
27			`; test with rg type opcode, here stf`
28
29			`stf r0,a`
30			`stf r1,a`
31			`stf r2,a`
32			`stf r3,a`
33
34			`stf r4,a ;;!! T`
35			`stf r5,a ;;!! T`
36			`stf sp,a ;;!! T`
37			`stf pc,a ;;!! T`
38
39			`; for fsrc and fdst only register 0-5`
40			`; are allowed, but the assembler doesn't`
41			`; check for this.`
42
43			`; test with mulf`
44
45			`mulf r0,r0`
46			`mulf r1,r0`
47			`mulf r2,r0`
48			`mulf r3,r0`
49			`mulf r4,r0`
50			`mulf r5,r0`
51
52			`mulf sp,r0 ; ok, but traps`
53			`mulf pc,r0 ; ok, but traps`
54
55			`; test with stf`
56
57			`stf r0,r0`
58			`stf r0,r1`
59			`stf r0,r2`
60			`stf r0,r3`
61			`stf r0,r4`
62			`stf r0,r5`
63
64			`stf r0,sp ; ok, but traps`
65			`stf r0,pc ; ok, but traps`
66
67			`.end`

Browse

Tools

Subversion Repositories w11

[/] [w11/] [tags/] [w11a_V0.6/] [tools/] [asm-11/] [tests-err/] [testerr_0150_Terror_fpp.mac] - Blame information for rev 40