OpenCores
URL https://opencores.org/ocsvn/w11/w11/trunk

Subversion Repositories w11

[/] [w11/] [tags/] [w11a_V0.6/] [tools/] [tbench/] [test_cp_gpr.tcl] - Blame information for rev 24

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 22 wfjm
# $Id: test_cp_gpr.tcl 552 2014-03-02 23:02:00Z mueller $
2 19 wfjm
#
3
# Copyright 2013- by Walter F.J. Mueller <W.F.J.Mueller@gsi.de>
4
# License disclaimer see LICENSE_gpl_v2.txt in $RETROBASE directory
5
#
6
# Revision History:
7
# Date         Rev Version  Comment
8
# 2013-03-31   502   1.0    Initial version
9
#
10
# Test that general purpose registers are writable and readable via cp
11
# check all 16 registers, especially that
12
#   set 0 and 1 are distinct
13
#   k,s,u mode sp are distinct
14
#
15
 
16 22 wfjm
# ----------------------------------------------------------------------------
17 19 wfjm
rlc log "test_cp_gpr: test cp access to general purpose registers"
18
rlc log "  write set 0"
19
$cpu cp -wps 0000000
20
$cpu cp -wr0 0000001 \
21
        -wr1 0000101
22
$cpu cp -wr2 0000201 \
23
        -wr3 0000301
24
$cpu cp -wr4 0000401 \
25
        -wr5 0000501
26
 
27
rlc log "  write set 1"
28
$cpu cp -wps 0004000
29
$cpu cp -wr0 0010001 \
30
        -wr1 0010101
31
$cpu cp -wr2 0010201 \
32
        -wr3 0010301
33
$cpu cp -wr4 0010401 \
34
        -wr5 0010501
35
 
36
rlc log "  write all sp and pc"
37
$cpu cp -wps 0000000  -wsp 0000601;     # ksp
38
$cpu cp -wps 0040000  -wsp 0010601;     # ssp
39
$cpu cp -wps 0140000  -wsp 0020601;     # usp
40
$cpu cp -wps 0000000  -wpc 0000701;     # pc
41
 
42
rlc log "  read set 0"
43
$cpu cp -wps 0000000;                   # set 0
44
$cpu cp -rr0 -edata 0000001 \
45
        -rr1 -edata 0000101
46
$cpu cp -rr2 -edata 0000201 \
47
        -rr3 -edata 0000301
48
$cpu cp -rr4 -edata 0000401 \
49
        -rr5 -edata 0000501
50
 
51
rlc log "  read set 1"
52
$cpu cp -wps 0004000;                   # set 1
53
$cpu cp -rr0 -edata 0010001 \
54
        -rr1 -edata 0010101
55
$cpu cp -rr2 -edata 0010201 \
56
        -rr3 -edata 0010301
57
$cpu cp -rr4 -edata 0010401 \
58
        -rr5 -edata 0010501
59
 
60
rlc log "  read all sp and pc"
61
$cpu cp -wps 0000000  -rsp -edata 0000601;     # ksp
62
$cpu cp -wps 0040000  -rsp -edata 0010601;     # ssp
63
$cpu cp -wps 0140000  -rsp -edata 0020601;     # usp
64
$cpu cp -wps 0000000  -rpc -edata 0000701;     # pc

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.