URL
https://opencores.org/ocsvn/w11/w11/trunk
[/] [w11/] [tags/] [w11a_V0.6/] [tools/] [tbench/] [test_cp_membasics.tcl] - Blame information for rev 36
Go to most recent revision |
Details |
Compare with Previous |
View Log
| Line No. |
Rev |
Author |
Line |
| 1 |
22 |
wfjm |
# $Id: test_cp_membasics.tcl 552 2014-03-02 23:02:00Z mueller $
|
| 2 |
|
|
#
|
| 3 |
|
|
# Copyright 2014- by Walter F.J. Mueller <W.F.J.Mueller@gsi.de>
|
| 4 |
|
|
# License disclaimer see LICENSE_gpl_v2.txt in $RETROBASE directory
|
| 5 |
|
|
#
|
| 6 |
|
|
# Revision History:
|
| 7 |
|
|
# Date Rev Version Comment
|
| 8 |
|
|
# 2014-03-02 552 1.0 Initial version
|
| 9 |
|
|
#
|
| 10 |
|
|
# Test very basic memory interface gymnastics
|
| 11 |
|
|
# 1. write/read address register
|
| 12 |
|
|
# 2. write/read memory via wm/wmi/rm/rmi (16 bit mode)
|
| 13 |
|
|
# 3. write/read memory via bwm/brm (16 bit mode)
|
| 14 |
|
|
#
|
| 15 |
|
|
|
| 16 |
|
|
# ----------------------------------------------------------------------------
|
| 17 |
|
|
rlc log "test_cp_membasics: Test very basic memory interface gymnastics"
|
| 18 |
|
|
|
| 19 |
|
|
# --------------------------------------------------------------------
|
| 20 |
|
|
rlc log " write/read address register"
|
| 21 |
|
|
|
| 22 |
|
|
# test wal
|
| 23 |
|
|
$cpu cp -wal 002000 \
|
| 24 |
|
|
-ral -edata 002000 \
|
| 25 |
|
|
-rah -edata 000000
|
| 26 |
|
|
|
| 27 |
|
|
# test wah+wal
|
| 28 |
|
|
$cpu cp -wal 003000 \
|
| 29 |
|
|
-wah 000001 \
|
| 30 |
|
|
-ral -edata 003000 \
|
| 31 |
|
|
-rah -edata 000001
|
| 32 |
|
|
|
| 33 |
|
|
# --------------------------------------------------------------------
|
| 34 |
|
|
rlc log " write/read memory via wm/wmi/rm/rmi (16 bit mode)"
|
| 35 |
|
|
|
| 36 |
|
|
# simple write/read without increment
|
| 37 |
|
|
$cpu cp -wal 002000 \
|
| 38 |
|
|
-wm 001100 \
|
| 39 |
|
|
-ral -edata 002000 \
|
| 40 |
|
|
-rah -edata 000000 \
|
| 41 |
|
|
-rm -edata 001100
|
| 42 |
|
|
|
| 43 |
|
|
# double write + single read, check overwrite
|
| 44 |
|
|
$cpu cp -wal 002000 \
|
| 45 |
|
|
-wm 002200 \
|
| 46 |
|
|
-wm 002210 \
|
| 47 |
|
|
-ral -edata 002000 \
|
| 48 |
|
|
-rah -edata 000000 \
|
| 49 |
|
|
-rm -edata 002210
|
| 50 |
|
|
|
| 51 |
|
|
# double write/read with increment
|
| 52 |
|
|
$cpu cp -wal 002100 \
|
| 53 |
|
|
-wmi 003300 \
|
| 54 |
|
|
-wmi 003310 \
|
| 55 |
|
|
-wmi 003320 \
|
| 56 |
|
|
-ral -edata 002106 \
|
| 57 |
|
|
-rah -edata 000000
|
| 58 |
|
|
|
| 59 |
|
|
$cpu cp -wal 002100 \
|
| 60 |
|
|
-rmi -edata 003300 \
|
| 61 |
|
|
-rmi -edata 003310 \
|
| 62 |
|
|
-rmi -edata 003320 \
|
| 63 |
|
|
-ral -edata 002106 \
|
| 64 |
|
|
-rah -edata 000000
|
| 65 |
|
|
|
| 66 |
|
|
# --------------------------------------------------------------------
|
| 67 |
|
|
rlc log " write/read memory via bwm/brm (16 bit mode)"
|
| 68 |
|
|
$cpu cp -wal 02200 \
|
| 69 |
|
|
-bwm {007700 007710 007720 007730}
|
| 70 |
|
|
|
| 71 |
|
|
$cpu cp -wal 02200 \
|
| 72 |
|
|
-brm 4 -edata {007700 007710 007720 007730}
|
| 73 |
|
|
|
| 74 |
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.