1 |
9 |
wfjm |
# $Id: README.txt 351 2010-12-30 21:50:54Z mueller $
|
2 |
5 |
wfjm |
|
3 |
|
|
Release notes for w11a
|
4 |
|
|
|
5 |
|
|
Table of content:
|
6 |
|
|
|
7 |
|
|
1. Documentation
|
8 |
|
|
2. Files
|
9 |
|
|
3. Change Log
|
10 |
|
|
|
11 |
|
|
|
12 |
9 |
wfjm |
1. Documentation -------------------------------------------------------------
|
13 |
5 |
wfjm |
|
14 |
|
|
More detailed information on installation, build and test can be found
|
15 |
|
|
in the doc directory, specifically
|
16 |
|
|
|
17 |
|
|
* README.txt: release notes
|
18 |
|
|
* INSTALL.txt: installation and building test benches and systems
|
19 |
|
|
* w11a_tb_guide.txt: running test benches
|
20 |
|
|
* w11a_os_guide.txt: booting operating systems
|
21 |
6 |
wfjm |
* w11a_known_issues.txt: known differences, limitations and issues
|
22 |
5 |
wfjm |
|
23 |
9 |
wfjm |
2. Files ---------------------------------------------------------------------
|
24 |
5 |
wfjm |
|
25 |
|
|
doc Documentation
|
26 |
|
|
rtl VHDL sources
|
27 |
|
|
rtl/bplib - board and component support libs
|
28 |
|
|
rtl/bplib/issi - for ISSI parts
|
29 |
|
|
rtl/bplib/micron - for Micron parts
|
30 |
|
|
rtl/bplib/nexys2 - for Digilent Nexsy2 board
|
31 |
|
|
rtl/bplib/s3board - for Digilent S3BOARD
|
32 |
|
|
rtl/ibus - ibus devices (UNIBUS peripherals)
|
33 |
|
|
rtl/sys_gen - top level designs
|
34 |
|
|
rtl/sys_gen/w11a - top level designs for w11a SoC
|
35 |
|
|
rtl/sys_gen/w11a/nexys2 - w11a SoC for Digilent Nexsy2
|
36 |
|
|
rtl/sys_gen/w11a/s3board - w11a SoC for Digilent S3BOARD
|
37 |
|
|
rtl/vlib - VHDL component libs
|
38 |
|
|
rtl/vlib/comlib - communication
|
39 |
|
|
rtl/vlib/genlib - general
|
40 |
|
|
rtl/vlib/memlib - memory
|
41 |
9 |
wfjm |
rtl/vlib/rbus - rri: rbus
|
42 |
|
|
rtl/vlib/rlink - rri: rlink
|
43 |
5 |
wfjm |
rtl/vlib/serport - serial port (UART)
|
44 |
|
|
rtl/vlib/simlib - simulation helper lib
|
45 |
|
|
rtl/vlib/xlib - Xilinx specific components
|
46 |
|
|
rtl/w11a - w11a core
|
47 |
|
|
tools helper programs
|
48 |
|
|
tools/bin - scripts and binaries
|
49 |
|
|
|
50 |
9 |
wfjm |
3. Change Log ----------------------------------------------------------------
|
51 |
5 |
wfjm |
|
52 |
9 |
wfjm |
- trunk (2011-01-02: svn rev 9(oc) 352(wfjm); untagged w11a_V0.52) +++++++++
|
53 |
6 |
wfjm |
|
54 |
9 |
wfjm |
- Summary
|
55 |
|
|
- Introduced rbus protocol V3
|
56 |
|
|
- reorganize rbus and rlink modules, many renames
|
57 |
|
|
|
58 |
8 |
wfjm |
- Changes
|
59 |
|
|
- module renames:
|
60 |
9 |
wfjm |
- the rri (remote-register-interface) components were re-organized and
|
61 |
|
|
cleanly separated into rbus and rlink components:
|
62 |
|
|
rri/rb_sres_or_* -> rbus/rb_sres_or_*
|
63 |
|
|
rri/rri_core -> rlink/rlink_core
|
64 |
|
|
rri/rri_base_serport -> rlink/rlink_base_serport
|
65 |
|
|
rri/rrilib -> rbus/rblib
|
66 |
|
|
-> rlink/rlinklib
|
67 |
|
|
rri/rri_serport -> rlink/rlink_serport
|
68 |
|
|
rri/tb/rritb_sres_or_mon -> rbus/rb_sres_or_mon
|
69 |
|
|
- the rri test bench monitors were reorganized and renamed
|
70 |
|
|
rri/tb/rritb_cpmon -> rlink/rlink_mon
|
71 |
|
|
rri/tb/rritb_cpmon_sb -> rlink/rlink_mon_sb
|
72 |
|
|
rri/tb/rritb_rbmon -> rbus/rb_mon
|
73 |
|
|
rri/tb/rritb_rbmon_sb -> rbus/rb_mon_sb
|
74 |
|
|
- the rri low level test bench were also renamed
|
75 |
|
|
rri/tb/tb_rri -> rlink/tb/tb_rlink
|
76 |
|
|
rri/tb/tb_rri_core -> rlink/tb/tb_rlink_direct
|
77 |
|
|
rri/tb/tb_rri_serport -> rlink/tb/tb_rlink_serport
|
78 |
|
|
- the base modules for rlink+cext based test benches were renamed
|
79 |
|
|
rri/tb/rritb_core_cm -> rlink/tb/tbcore_rlink_dcm
|
80 |
|
|
rri/tb/rritb_core -> rlink/tb/tbcore_rlink
|
81 |
|
|
rri/tb/vhpi_rriext -> rlink/tb/rlink_cext_vhpi
|
82 |
|
|
rri/tb/cext_rriext.c -> rlink/tb/rlink_cext.c
|
83 |
|
|
|
84 |
|
|
- other rri/rbus related renames
|
85 |
|
|
bplib/s3board/s3_humanio_rri -> s3_humanio_rbus
|
86 |
|
|
w11a/pdp11_core_rri -> pdp11_core_rbus
|
87 |
|
|
|
88 |
|
|
- other renames
|
89 |
|
|
w11a/tb/tb_pdp11_core -> tb_pdp11core
|
90 |
|
|
|
91 |
|
|
- signal renames:
|
92 |
|
|
- rlink interface (defined in rlink/rlinklib.vhd):
|
93 |
|
|
- rename rlink port signals:
|
94 |
|
|
CP_* -> RL_*
|
95 |
|
|
- rename status bit names to better reflect their usage in v3:
|
96 |
|
|
ccrc -> cerr - indicates cmd crc error or other cmd level abort
|
97 |
|
|
dcrc -> derr - indicates data crc error or other data level abort
|
98 |
|
|
ioto -> rbnak - indicates rbus abort, either no ack or timeout
|
99 |
|
|
ioerr -> rberr - indicates that rbus err flag was set
|
100 |
|
|
|
101 |
|
|
- migrate to rbus protocol verion 3
|
102 |
|
|
- in rb_mreq use now aval,re,we instead of req,we
|
103 |
|
|
- basic rbus transaction now takes 2 cycles, one for address select, one
|
104 |
|
|
for data exchange. Same concept and reasoning behind as in ibus V2.
|
105 |
|
|
|
106 |
|
|
- vlib/rlink/rlink_core
|
107 |
|
|
- cerr and derr state flags now set on command or data crc errors as well
|
108 |
|
|
as on eop/nak aborts when command or wblk data is received.
|
109 |
|
|
- has now 'monitor port', RL_MONI.
|
110 |
|
|
- RL_FLUSH port removed, the flush logic is now in rlink_serport
|
111 |
|
|
|
112 |
|
|
- restructured rlink modules
|
113 |
|
|
- rlink_core is the rlink protocol engine with a 9 bit wide interface
|
114 |
|
|
- rlink_rlb2rl (new) is an adapter to a byte wide interface
|
115 |
|
|
- rlink_base (new) combines rlink_core and rlink_rlb2rl
|
116 |
|
|
- rlink_serport (re-written) is an adapter to a serial interface
|
117 |
|
|
- rlink_base_serport (renamed) combines rlink_base and rlink_serport
|
118 |
|
|
|
119 |
|
|
- New features
|
120 |
|
|
- vlib/rbus
|
121 |
|
|
- added several rbus devices useful for debugging
|
122 |
|
|
- rbd_tester: test target, used for example in test benches
|
123 |
|
|
|
124 |
|
|
- trunk (2010-11-28: svn rev 8(oc) 341(wfjm); untagged w11a_V0.51) ++++++++
|
125 |
|
|
|
126 |
|
|
- Summary
|
127 |
|
|
- Introduced ibus protocol V2
|
128 |
|
|
- Nexys2 systems use DCM
|
129 |
|
|
- sys_w11a_n2 now runs with 58 MHz
|
130 |
|
|
|
131 |
|
|
- Changes
|
132 |
|
|
- module renames:
|
133 |
8 |
wfjm |
- in future 'box' is used for large autonomous blocks, therefore use
|
134 |
|
|
the term unit for purely sequential logic modules:
|
135 |
|
|
pdp11_abox -> pdp11_ounit
|
136 |
|
|
pdp11_dbox -> pdp11_aunit
|
137 |
|
|
pdp11_lbox -> pdp11_lunit
|
138 |
|
|
pdp11_mbox -> pdp11_munit
|
139 |
6 |
wfjm |
|
140 |
8 |
wfjm |
- signal renames:
|
141 |
|
|
- renamed RRI_LAM -> RB_LAM in all ibus devices
|
142 |
|
|
- renamed CLK -> I_CLK50 in all top level nexys2 and s3board designs
|
143 |
|
|
|
144 |
|
|
- migrate to ibus protocol verion 2
|
145 |
|
|
- in ib_mreq use now aval,re,we,rmw instead of req,we,dip
|
146 |
|
|
- basic ibus transaction now takes 2 cycles, one for address select, one
|
147 |
9 |
wfjm |
for data exchange. This avoids too long logic paths in the ibus logic.
|
148 |
8 |
wfjm |
|
149 |
|
|
- New features
|
150 |
|
|
- ibus
|
151 |
|
|
- added ib_sres_or_mon to check for miss-behaving ibus devices
|
152 |
|
|
- added ib_sel to encapsulate address select logic
|
153 |
|
|
- nexys2 systems
|
154 |
|
|
- now DCM derived system clock supported
|
155 |
|
|
- sys_gen/w11a/nexys2
|
156 |
|
|
- sys_w11a_n2 now runs with 58 MHz clksys
|
157 |
|
|
|
158 |
|
|
- Bug fixes
|
159 |
|
|
- rtl/vlib/Makefile.xflow: use default .opt files under rtl/vlib again.
|
160 |
|
|
|
161 |
9 |
wfjm |
- w11a_V0.5 (2010-07-23) ++++++++++++++++++++++++++++++++++++++++++++++++++
|
162 |
6 |
wfjm |
|
163 |
5 |
wfjm |
Initial release with
|
164 |
|
|
- w11a CPU core
|
165 |
|
|
- basic set of peripherals: kw11l, dl11, lp11, pc11, rk11/rk05
|
166 |
|
|
- just for fun: iist (not fully implemented and tested yet)
|
167 |
|
|
- two complete system configurations with
|
168 |
|
|
- for a Digilent S3BOARD rtl/sys_gen/w11a/s3board/sys_w11a_s3
|
169 |
|
|
- for a Digilent Nexys2 rtl/sys_gen/w11a/nexys2/sys_w11a_n2
|