OpenCores
URL https://opencores.org/ocsvn/w11/w11/trunk

Subversion Repositories w11

[/] [w11/] [tags/] [w11a_V0.61/] [tools/] [tbench/] [test_cp_psw.tcl] - Blame information for rev 40

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 22 wfjm
# $Id: test_cp_psw.tcl 552 2014-03-02 23:02:00Z mueller $
2 19 wfjm
#
3
# Copyright 2013- by Walter F.J. Mueller <W.F.J.Mueller@gsi.de>
4
# License disclaimer see LICENSE_gpl_v2.txt in $RETROBASE directory
5
#
6
# Revision History:
7
# Date         Rev Version  Comment
8
# 2013-03-31   502   1.0    Initial version
9
#
10
# Test that psw is writable and readable via various ways
11
#  1. direct cp access
12
#  2. via 16bit memory addressing
13
#  3. via 22bit memory addressing
14
#  4. via ibr mapping
15
#
16
# This test not only verifies psw, but also all basic access methods
17
#
18
 
19 22 wfjm
# ----------------------------------------------------------------------------
20 19 wfjm
rlc log "test_cp_psw: test psw access via all methods"
21
rlc log "  write/read via cp"
22
foreach w { 000000 000017 } {
23
  $cpu cp -wps $w \
24
          -rps -edata $w
25
}
26
 
27
rlc log "  write/read via 16bit cp addressing"
28
$cpu cp -wal 0177776
29
foreach w { 000000 000017 } {
30
  $cpu cp -wm  $w \
31
          -rm  -edata $w \
32
          -rps -edata $w
33
}
34
 
35
rlc log "  write/read via 22bit cp addressing"
36
$cpu cp -wal 0177776 -wah 000177
37
foreach w { 000000 000017 } {
38
  $cpu cp -wm  $w \
39
          -rm  -edata $w \
40
          -rps -edata $w
41
}
42
 
43
rlc log "  write/read via ibr window"
44
$cpu cp -wibrb 0177700 \
45
        -ribrb -edata 0017700
46
foreach w { 000000 000017 } {
47
  $cpu cp -wibr 076 $w \
48
          -ribr 076 -edata $w \
49
          -rps      -edata $w
50
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.