OpenCores
URL https://opencores.org/ocsvn/w11/w11/trunk

Subversion Repositories w11

[/] [w11/] [tags/] [w11a_V0.61/] [tools/] [tcl/] [rbtest/] [util.tcl] - Blame information for rev 26

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 21 wfjm
# $Id: util.tcl 516 2013-05-05 21:24:52Z mueller $
2 10 wfjm
#
3 21 wfjm
# Copyright 2011-2013 by Walter F.J. Mueller <W.F.J.Mueller@gsi.de>
4 10 wfjm
#
5
# This program is free software; you may redistribute and/or modify it under
6
# the terms of the GNU General Public License as published by the Free
7
# Software Foundation, either version 2, or at your option any later version.
8
#
9
# This program is distributed in the hope that it will be useful, but
10
# WITHOUT ANY WARRANTY, without even the implied warranty of MERCHANTABILITY
11
# or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
12
# for complete details.
13
#
14
#  Revision History:
15
# Date         Rev Version  Comment
16
# 2011-03-27   374   1.0    Initial version
17
# 2011-03-13   369   0.1    Frist draft
18
#
19
 
20
package provide rbtest 1.0
21
 
22
package require rutiltpp
23
package require rutil
24
package require rlink
25
 
26
namespace eval rbtest {
27
  #
28
  # setup register descriptions for rbd_tester
29
  # 
30
  regdsc CNTL {nofifo 15} {stat 14 3} {nbusy 9 10}
31
  regdsc INIT {fifo 2} {data 1} {cntl 0}
32
  #
33
  # setup: amap definitions for rbd_tester
34
  # 
35
  proc setup {{base 0x00f0}} {
36 21 wfjm
    rlc amap -insert te.cntl [expr {$base + 0x00}]
37
    rlc amap -insert te.data [expr {$base + 0x01}]
38
    rlc amap -insert te.fifo [expr {$base + 0x02}]
39
    rlc amap -insert te.attn [expr {$base + 0x03}]
40 10 wfjm
  }
41
  #
42
  # init: reset rbd_tester (clear via init)
43
  # 
44
  proc init {} {
45
    rlc exec -init te.cntl [regbld rbtest::INIT fifo data cntl]
46
  }
47
  #
48
  # nbusymax: returns maximal nbusy value not causing timeout
49
  # 
50
  proc nbusymax {} {
51
    set esdmsk [regbld rlink::STAT {stat -1} attn]
52
    rlc exec -estatdef 0 $esdmsk \
53
      -rreg te.cntl sav_cntl \
54
      -wreg te.cntl [regbld rbtest::CNTL {nbusy -1}] \
55
      -rreg te.data -estat [regbld rlink::STAT rbnak] $esdmsk \
56
      -rreg te.attn ncyc
57
    rlc exec -estatdef 0 $esdmsk \
58
      -wreg te.cntl $sav_cntl
59 21 wfjm
    return [expr {$ncyc - 1}]
60 10 wfjm
  }
61
  #
62
  # probe: determine rbd_tester environment (max nbusy, stat and attn wiring)
63
  #
64
  proc probe {} {
65
    set esdval    0x00
66
    set esdmsk    [regbld rlink::STAT {stat -1}]
67
    set esdmsknak [regbld rlink::STAT {stat -1} rbnak]
68
    set esdmskatt [regbld rlink::STAT {stat -1} attn]
69
    set rbusy {}
70
    set rstat {}
71
    set rattn {}
72
    #
73
    # probe max nbusy for write and read
74
    #
75
    set wrerr {}
76
    set rderr {}
77
    for {set i 3} { $i < 8 } {incr i} {
78 21 wfjm
      set nbusy0 [expr {( 1 << $i )}]
79 10 wfjm
      for {set j -1} { $j <= 1 } {incr j} {
80 21 wfjm
        set nbusy [expr {$nbusy0 + $j}]
81 10 wfjm
        set valc  [regbld rbtest::CNTL [list nbusy $nbusy]]
82
        rlc exec \
83
          -wreg te.cntl $valc  -estat $esdval $esdmsk\
84
          -wreg te.data 0x0000 statwr -estat $esdval $esdmsknak \
85
          -rreg te.data dummy  statrd -estat $esdval $esdmsknak
86
        if {[llength $wrerr] == 0 && [regget rlink::STAT(rbnak) $statwr] != 0} {
87
          lappend wrerr $i $j $nbusy
88
        }
89
        if {[llength $rderr] == 0 && [regget rlink::STAT(rbnak) $statrd] != 0} {
90
          lappend rderr $i $j $nbusy
91
        }
92
      }
93
    }
94
    rlc exec -init te.cntl [regbld rbtest::INIT fifo data cntl]
95
    lappend rbusy $wrerr $rderr
96
    #
97
    # probe stat wiring
98
    #
99
    for {set i 0} { $i < 3 } {incr i} {
100 21 wfjm
      set valc [regbld rbtest::CNTL [list stat [expr {1 << $i}]]]
101 10 wfjm
      rlc exec -estatdef $esdval $esdmsk \
102
        -wreg te.cntl $valc \
103
        -rreg te.data dummy statrd
104
      lappend rstat [list $i [regget rlink::STAT(stat) $statrd]]
105
    }
106
    rlc exec -init te.cntl [regbld rbtest::INIT fifo data cntl]
107
    #
108
    # probe attn wiring
109
    #
110
    rlc exec -attn
111
    for {set i 0} { $i < 16 } {incr i} {
112
      rlc exec -estatdef $esdval $esdmskatt \
113 21 wfjm
        -wreg te.attn [expr {1 << $i}] \
114 10 wfjm
        -attn attnpat
115
      lappend rattn [list $i $attnpat]
116
    }
117
    rlc exec -attn
118
    #
119
    return [list $rbusy $rstat $rattn]
120
  }
121
  #
122
  # probe_print: print probe results
123
  #
124
  proc probe_print {{plist {}}} {
125
    set rval {}
126
 
127
    if {[llength $plist] == 0} {
128
      set plist [probe]
129
    }
130
 
131
    set rbusy [lindex $plist 0]
132
    set rstat [lindex $plist 1]
133
    set rattn [lindex $plist 2]
134
    #
135
    append rval \
136
      "nbusy: write max [lindex $rbusy 0 2] --> WIDTH=[lindex $rbusy 0 0]"
137
    append rval \
138
      "\nnbusy:  read max [lindex $rbusy 1 2] --> WIDTH=[lindex $rbusy 1 0]"
139
    #
140
    for {set i 0} { $i < 3 } {incr i} {
141
      set rcvpat [lindex $rstat $i 1]
142
      set rcvind [print_bitind $rcvpat]
143
      append rval [format "\nstat:  te.cntl line %2d --> design %2d %s" \
144
            $i $rcvind [pbvi b3 $rcvpat]]
145
    }
146
    #
147
    for {set i 0} { $i < 16 } {incr i} {
148
      set rcvpat [lindex $rattn $i 1]
149
      set rcvind [print_bitind $rcvpat]
150
      append rval [format "\nattn:  te.attn line %2d --> design %2d %s" \
151
            $i $rcvind [pbvi b16 $rcvpat]]
152
    }
153
    return $rval
154
  }
155
 
156
  #
157
  # print_bitind: helper for probe_print:
158
  #
159
  proc print_bitind {pat} {
160
    for {set i 0} { $i < 16 } {incr i} {
161 21 wfjm
      if {[expr {$pat & [expr {1 << $i}] }] } { return $i}
162 10 wfjm
    }
163
    return -1
164
  }
165
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.