OpenCores
URL https://opencores.org/ocsvn/w11/w11/trunk

Subversion Repositories w11

[/] [w11/] [tags/] [w11a_V0.7/] [rtl/] [bplib/] [nexys2/] [nexys2_pins.ucf] - Blame information for rev 15

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 15 wfjm
## $Id: nexys2_pins.ucf 432 2011-11-25 20:16:28Z mueller $
2 2 wfjm
##
3
## Pin locks for Nexys 2 core functionality (for 1200k FPGA)
4 12 wfjm
##  - internal RS232
5
##  - human I/O (switches, buttons, leds, display)
6
##  - cram
7 2 wfjm
##
8
## Revision History:
9
## Date         Rev Version  Comment
10 8 wfjm
## 2010-11-13   338   1.0.3  add O_CLKSYS (for DCM derived system clock)
11
## 2010-11-06   336   1.0.2  Rename CLK -> I_CLK50
12 2 wfjm
## 2010-05-23   294   1.0.1  use ADV_N rather ADV
13
## 2010-05-16   291   1.0    Initial version
14
##
15
## Note: default is DRIVE=12 | SLEW=SLOW
16
##
17
## clocks --------------------------------------------------------------------
18 8 wfjm
NET "I_CLK50"   LOC = "b8"  | IOSTANDARD=LVCMOS33;
19 2 wfjm
##
20 8 wfjm
## system clock on FX2 connector ---------------------------------------------
21
## (use FX2_CLKIO pin; currently only used to make test benches happy !!)
22
NET "O_CLKSYS"  LOC = "m9"  | IOSTANDARD=LVCMOS33 | DRIVE=6 | SLEW=SLOW;
23
##
24 2 wfjm
## RS232 interface -----------------------------------------------------------
25
NET "I_RXD"     LOC = "u6"  | IOSTANDARD=LVCMOS33;
26
NET "O_TXD"     LOC = "p9"  | IOSTANDARD=LVCMOS33 | DRIVE=12 | SLEW=SLOW;
27
##
28
## switches and buttons ------------------------------------------------------
29
NET "I_SWI<0>"  LOC = "g18" | IOSTANDARD=LVCMOS33;
30
NET "I_SWI<1>"  LOC = "h18" | IOSTANDARD=LVCMOS33;
31
NET "I_SWI<2>"  LOC = "k18" | IOSTANDARD=LVCMOS33;
32
NET "I_SWI<3>"  LOC = "k17" | IOSTANDARD=LVCMOS33;
33
NET "I_SWI<4>"  LOC = "l14" | IOSTANDARD=LVCMOS33;
34
NET "I_SWI<5>"  LOC = "l13" | IOSTANDARD=LVCMOS33;
35
NET "I_SWI<6>"  LOC = "n17" | IOSTANDARD=LVCMOS33;
36
NET "I_SWI<7>"  LOC = "r17" | IOSTANDARD=LVCMOS33;
37
##
38
NET "I_BTN<0>"  LOC = "b18" | IOSTANDARD=LVCMOS33;
39
NET "I_BTN<1>"  LOC = "d18" | IOSTANDARD=LVCMOS33;
40
NET "I_BTN<2>"  LOC = "e18" | IOSTANDARD=LVCMOS33;
41
NET "I_BTN<3>"  LOC = "h13" | IOSTANDARD=LVCMOS33;
42
##
43
## LEDs ----------------------------------------------------------------------
44
NET "O_LED<0>"  LOC = "j14" | IOSTANDARD=LVCMOS33;
45
NET "O_LED<1>"  LOC = "j15" | IOSTANDARD=LVCMOS33;
46
NET "O_LED<2>"  LOC = "k15" | IOSTANDARD=LVCMOS33;
47
NET "O_LED<3>"  LOC = "k14" | IOSTANDARD=LVCMOS33;
48
NET "O_LED<4>"  LOC = "e16" | IOSTANDARD=LVCMOS33;
49
NET "O_LED<5>"  LOC = "p16" | IOSTANDARD=LVCMOS33;
50
NET "O_LED<6>"  LOC = "e4"  | IOSTANDARD=LVCMOS33;
51
NET "O_LED<7>"  LOC = "p4"  | IOSTANDARD=LVCMOS33;
52
NET "O_LED<*>" DRIVE=12 | SLEW=SLOW;
53
##
54
## 7 segment display ---------------------------------------------------------
55
NET "O_ANO_N<0>"  LOC = "f17" | IOSTANDARD=LVCMOS33;
56
NET "O_ANO_N<1>"  LOC = "h17" | IOSTANDARD=LVCMOS33;
57
NET "O_ANO_N<2>"  LOC = "c18" | IOSTANDARD=LVCMOS33;
58
NET "O_ANO_N<3>"  LOC = "f15" | IOSTANDARD=LVCMOS33;
59
NET "O_ANO_N<*>" DRIVE=12 | SLEW=SLOW;
60
##
61
NET "O_SEG_N<0>"  LOC = "l18" | IOSTANDARD=LVCMOS33;
62
NET "O_SEG_N<1>"  LOC = "f18" | IOSTANDARD=LVCMOS33;
63
NET "O_SEG_N<2>"  LOC = "d17" | IOSTANDARD=LVCMOS33;
64
NET "O_SEG_N<3>"  LOC = "d16" | IOSTANDARD=LVCMOS33;
65
NET "O_SEG_N<4>"  LOC = "g14" | IOSTANDARD=LVCMOS33;
66
NET "O_SEG_N<5>"  LOC = "j17" | IOSTANDARD=LVCMOS33;
67
NET "O_SEG_N<6>"  LOC = "h14" | IOSTANDARD=LVCMOS33;
68
NET "O_SEG_N<7>"  LOC = "c17" | IOSTANDARD=LVCMOS33;
69
NET "O_SEG_N<*>" DRIVE=12 | SLEW=SLOW;
70
##
71
## CRAM ----------------------------------------------------------------------
72
NET "O_MEM_CE_N"     LOC = "r6" | IOSTANDARD=LVCMOS33 | DRIVE=12 | SLEW=FAST;
73
NET "O_MEM_WE_N"     LOC = "n7" | IOSTANDARD=LVCMOS33 | DRIVE=12 | SLEW=FAST;
74
NET "O_MEM_OE_N"     LOC = "t2" | IOSTANDARD=LVCMOS33 | DRIVE=12 | SLEW=FAST;
75
##
76
NET "O_MEM_BE_N<0>"  LOC = "k5" | IOSTANDARD=LVCMOS33;
77
NET "O_MEM_BE_N<1>"  LOC = "k4" | IOSTANDARD=LVCMOS33;
78
NET "O_MEM_BE_N<*>" DRIVE=12 | SLEW=FAST;
79
##
80
NET "O_MEM_ADV_N"    LOC = "j4" | IOSTANDARD=LVCMOS33 | DRIVE=12 | SLEW=FAST;
81
NET "O_MEM_CLK"      LOC = "h5" | IOSTANDARD=LVCMOS33 | DRIVE=12 | SLEW=FAST;
82
NET "O_MEM_CRE"      LOC = "p7" | IOSTANDARD=LVCMOS33 | DRIVE=12 | SLEW=FAST;
83
NET "I_MEM_WAIT"     LOC = "f5" | IOSTANDARD=LVCMOS33 | PULLDOWN;
84
##
85
NET "O_MEM_ADDR<0>"   LOC = "j1" | IOSTANDARD=LVCMOS33;
86
NET "O_MEM_ADDR<1>"   LOC = "j2" | IOSTANDARD=LVCMOS33;
87
NET "O_MEM_ADDR<2>"   LOC = "h4" | IOSTANDARD=LVCMOS33;
88
NET "O_MEM_ADDR<3>"   LOC = "h1" | IOSTANDARD=LVCMOS33;
89
NET "O_MEM_ADDR<4>"   LOC = "h2" | IOSTANDARD=LVCMOS33;
90
NET "O_MEM_ADDR<5>"   LOC = "j5" | IOSTANDARD=LVCMOS33;
91
NET "O_MEM_ADDR<6>"   LOC = "h3" | IOSTANDARD=LVCMOS33;
92
NET "O_MEM_ADDR<7>"   LOC = "h6" | IOSTANDARD=LVCMOS33;
93
NET "O_MEM_ADDR<8>"   LOC = "f1" | IOSTANDARD=LVCMOS33;
94
NET "O_MEM_ADDR<9>"   LOC = "g3" | IOSTANDARD=LVCMOS33;
95
NET "O_MEM_ADDR<10>"  LOC = "g6" | IOSTANDARD=LVCMOS33;
96
NET "O_MEM_ADDR<11>"  LOC = "g5" | IOSTANDARD=LVCMOS33;
97
NET "O_MEM_ADDR<12>"  LOC = "g4" | IOSTANDARD=LVCMOS33;
98
NET "O_MEM_ADDR<13>"  LOC = "f2" | IOSTANDARD=LVCMOS33;
99
NET "O_MEM_ADDR<14>"  LOC = "e1" | IOSTANDARD=LVCMOS33;
100
NET "O_MEM_ADDR<15>"  LOC = "m5" | IOSTANDARD=LVCMOS33;
101
NET "O_MEM_ADDR<16>"  LOC = "e2" | IOSTANDARD=LVCMOS33;
102
NET "O_MEM_ADDR<17>"  LOC = "c2" | IOSTANDARD=LVCMOS33;
103
NET "O_MEM_ADDR<18>"  LOC = "c1" | IOSTANDARD=LVCMOS33;
104
NET "O_MEM_ADDR<19>"  LOC = "d2" | IOSTANDARD=LVCMOS33;
105
NET "O_MEM_ADDR<20>"  LOC = "k3" | IOSTANDARD=LVCMOS33;
106
NET "O_MEM_ADDR<21>"  LOC = "d1" | IOSTANDARD=LVCMOS33;
107
NET "O_MEM_ADDR<22>"  LOC = "k6" | IOSTANDARD=LVCMOS33;
108
NET "O_MEM_ADDR<*>" DRIVE=6 | SLEW=FAST;
109
##
110
NET "IO_MEM_DATA<0>"  LOC = "l1" | IOSTANDARD=LVCMOS33;
111
NET "IO_MEM_DATA<1>"  LOC = "l4" | IOSTANDARD=LVCMOS33;
112
NET "IO_MEM_DATA<2>"  LOC = "l6" | IOSTANDARD=LVCMOS33;
113
NET "IO_MEM_DATA<3>"  LOC = "m4" | IOSTANDARD=LVCMOS33;
114
NET "IO_MEM_DATA<4>"  LOC = "n5" | IOSTANDARD=LVCMOS33;
115
NET "IO_MEM_DATA<5>"  LOC = "p1" | IOSTANDARD=LVCMOS33;
116
NET "IO_MEM_DATA<6>"  LOC = "p2" | IOSTANDARD=LVCMOS33;
117
NET "IO_MEM_DATA<7>"  LOC = "r2" | IOSTANDARD=LVCMOS33;
118
NET "IO_MEM_DATA<8>"  LOC = "l3" | IOSTANDARD=LVCMOS33;
119
NET "IO_MEM_DATA<9>"  LOC = "l5" | IOSTANDARD=LVCMOS33;
120
NET "IO_MEM_DATA<10>" LOC = "m3" | IOSTANDARD=LVCMOS33;
121
NET "IO_MEM_DATA<11>" LOC = "m6" | IOSTANDARD=LVCMOS33;
122
NET "IO_MEM_DATA<12>" LOC = "l2" | IOSTANDARD=LVCMOS33;
123
NET "IO_MEM_DATA<13>" LOC = "n4" | IOSTANDARD=LVCMOS33;
124
NET "IO_MEM_DATA<14>" LOC = "r3" | IOSTANDARD=LVCMOS33;
125
NET "IO_MEM_DATA<15>" LOC = "t1" | IOSTANDARD=LVCMOS33;
126
NET "IO_MEM_DATA<*>" DRIVE=6 | SLEW=SLOW | KEEPER;
127
##
128 15 wfjm
## Flash ---------------------------------------------------------------------
129
NET "O_FLA_CE_N"     LOC = "r5" | IOSTANDARD=LVCMOS33 | DRIVE=6 | SLEW=SLOW;
130
##

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.