OpenCores
URL https://opencores.org/ocsvn/w11/w11/trunk

Subversion Repositories w11

[/] [w11/] [tags/] [w11a_V0.7/] [rtl/] [bplib/] [nexys4/] [tb/] [tb_nexys4_cram.vbom] - Blame information for rev 36

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 29 wfjm
# Not meant for direct top level usage. Used with
2
# tb_nexys4_(....)[_ssim].vbom and config
3
# lines to generate the different cases.
4
#
5
# libs
6
../../../vlib/slvtypes.vhd
7
../../../vlib/rlink/rlinklib.vbom
8
../../../vlib/rlink/tb/rlinktblib.vhd
9
../../../vlib/serport/serportlib.vbom
10
../../../vlib/xlib/xlib.vhd
11
../nexys4lib.vhd
12
../../../vlib/simlib/simlib.vhd
13
../../../vlib/simlib/simbus.vhd
14
${sys_conf := sys_conf_sim.vhd}
15
# components
16
../../../vlib/simlib/simclk.vbom
17
../../../vlib/simlib/simclkcnt.vbom
18
../../../vlib/rlink/tb/tbcore_rlink.vbom
19
../../../vlib/xlib/s7_cmt_sfs_gsim.vbom
20
tb_nexys4_core.vbom
21
../../micron/mt45w8mw16b.vbom
22 30 wfjm
../../../vlib/serport/serport_master.vbom
23 29 wfjm
${nexys4_cram_aif := nexys4_cram_dummy.vbom}
24
# design
25
tb_nexys4_cram.vhd
26
@top:tb_nexys4_cram

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.