OpenCores
URL https://opencores.org/ocsvn/w11/w11/trunk

Subversion Repositories w11

[/] [w11/] [tags/] [w11a_V0.7/] [rtl/] [make_ise/] [syn_7a_speed.opt] - Blame information for rev 33

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 22 wfjm
FLOWTYPE = FPGA_SYNTHESIS;
2
#
3
# $Id: syn_7a_speed.opt 540 2013-10-13 18:42:50Z mueller $
4
#
5
#  Revision History:
6
# Date         Rev Version  Comment
7
# 2013-10-13   540   1.2    use -shreg_min_size=3
8
# 2013-09-21   534   1.0    Initial version (cloned from imp_s6_speed.opt)
9
#
10
# Derived from ISE xst_mixed.opt
11
#
12
# ----------------------------------------------------------------------------
13
# Options for XST
14
#
15
Program xst
16
-ifn _xst.scr;            # input XST script file
17
-ofn _xst.log;            # output XST log file
18
-intstyle xflow;                  # Message Reporting Style
19
#
20
# ParamFile lists the XST Properties that can be set by the user.
21
#
22
ParamFile: _xst.scr
23
"run";
24
#
25
# Global Synthesis Options
26
#
27
"-ifn ";             # Input/Project File Name
28
"-ifmt mixed";                    # Input Format (Verilog and VHDL)
29
"-ofn ";                  # Output File Name
30
"-ofmt ngc";                      # Output File Format
31
"-top $top_entity";               # Top Design Name
32
"-p ";                  # Target Device
33
"-opt_mode SPEED";                # Optimization Criteria # AREA or SPEED
34
"-opt_level 2";                   # Optimization Effort Criteria: 2=High
35
"-shreg_min_size 3";              # default is 2 !!
36
"-uc .xcf";               # Constraint File name
37
#
38
# The following are HDL Options
39
#
40
End ParamFile
41
End Program xst
42
#

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.