OpenCores
URL https://opencores.org/ocsvn/w11/w11/trunk

Subversion Repositories w11

[/] [w11/] [tags/] [w11a_V0.7/] [rtl/] [make_viv/] [viv_tools_model.tcl] - Blame information for rev 36

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 29 wfjm
# $Id: viv_tools_model.tcl 646 2015-02-15 12:04:55Z mueller $
2
#
3
# Copyright 2015- by Walter F.J. Mueller <W.F.J.Mueller@gsi.de>
4
# License disclaimer see LICENSE_gpl_v2.txt in $RETROBASE directory
5
#
6
# Revision History:
7
# Date         Rev Version  Comment
8
# 2015-02-14   646   1.0    Initial version
9
#
10
 
11
#
12
# --------------------------------------------------------------------
13
#
14
proc rvtb_default_model {stem mode} {
15
 
16
  switch $mode {
17
    ssim {
18
      open_checkpoint "${stem}_syn.dcp"
19
      write_vhdl -mode funcsim -force "${stem}_ssim.vhd"
20
    }
21
 
22
    osim {
23
      open_checkpoint "${stem}_opt.dcp"
24
      write_vhdl -mode funcsim -force "${stem}_osim.vhd"
25
    }
26
 
27
    tsim {
28
      open_checkpoint "${stem}_rou.dcp"
29
      write_verilog -mode timesim -force -sdf_anno true "${stem}_tsim.v"
30
      write_sdf     -mode timesim -force "${stem}_tsim.sdf"
31
    }
32
 
33
    default {
34
      error "-E: bad mode: $mode";
35
    }
36
  }
37
  return "";
38
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.