OpenCores
URL https://opencores.org/ocsvn/w11/w11/trunk

Subversion Repositories w11

[/] [w11/] [tags/] [w11a_V0.7/] [rtl/] [sys_gen/] [w11a/] [nexys3/] [sys_w11a_n3.ucf_cpp] - Blame information for rev 33

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 22 wfjm
## $Id: sys_w11a_n3.ucf_cpp 540 2013-10-13 18:42:50Z mueller $
2 15 wfjm
##
3
## Revision History:
4
## Date         Rev Version  Comment
5 22 wfjm
## 2013-10-13   540   1.1    add pad->clk and fx2 cdc constraints
6 20 wfjm
## 2013-04-21   509   1.1    add fx2 support
7 15 wfjm
## 2011-11-20   430   1.0    Initial version
8
##
9
 
10
NET "I_CLK100" TNM_NET = "I_CLK100";
11
TIMESPEC "TS_I_CLK100" = PERIOD "I_CLK100" 10.0 ns HIGH 50 %;
12
OFFSET =  IN 10 ns BEFORE "I_CLK100";
13
OFFSET = OUT 20 ns  AFTER "I_CLK100";
14
 
15 22 wfjm
## constrain pad->net clock delay
16
NET CLK TNM = TNM_CLK;
17
TIMESPEC TS_PAD_CLK=FROM PADS(I_CLK100) TO TNM_CLK 10 ns;
18
NET I_FX2_IFCLK_BUFGP TNM = TNM_IFCLK;
19
TIMESPEC TS_PAD_IFCLK=FROM PADS(I_FX2_IFCLK) TO TNM_IFCLK 10 ns;
20
 
21
## FX2 controller specific constraints
22
##   constrain cdc path in fifos and reset
23
TIMESPEC TS_CDC_FIFO =
24
   FROM FFS(*FIFO/GC?/GRAY_*.CNT/R_DATA*)
25
   TO   FFS(*FIFO/R_REG?_?addr_c*)
26
   5 ns DATAPATHONLY;
27
 
28 15 wfjm
## std board
29
##
30
#include "bplib/nexys3/nexys3_pins.ucf"
31
##
32 22 wfjm
## Pmod B0 - RS232
33 15 wfjm
##
34
#include "bplib/nexys3/nexys3_pins_pmb0_rs232.ucf"
35 20 wfjm
##
36
## Cypress FX2
37
##
38
#include "bplib/nexys3/nexys3_pins_fx2.ucf"
39
#include "bplib/nexys3/nexys3_time_fx2_ic.ucf"

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.