OpenCores
URL https://opencores.org/ocsvn/w11/w11/trunk

Subversion Repositories w11

[/] [w11/] [tags/] [w11a_V0.7/] [tools/] [tbench/] [cp/] [test_cp_ibrbasics.tcl] - Blame information for rev 33

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 31 wfjm
# $Id: test_cp_ibrbasics.tcl 683 2015-05-17 21:54:35Z mueller $
2 22 wfjm
#
3
# Copyright 2014- by Walter F.J. Mueller <W.F.J.Mueller@gsi.de>
4
# License disclaimer see LICENSE_gpl_v2.txt in $RETROBASE directory
5
#
6
# Revision History:
7
# Date         Rev Version  Comment
8 28 wfjm
# 2014-12-26   621   1.1    test membe
9 22 wfjm
# 2014-03-02   552   1.0    Initial version
10
#
11
# Test very basic memory interface gymnastics
12
#  2. write/read IB space via bwm/brm (use MMU SAR SM I regs)
13
#
14
 
15
# ----------------------------------------------------------------------------
16 30 wfjm
rlc log "test_cp_ibrbasics: Test very basic ibus interface gymnastics --------"
17 22 wfjm
 
18
rlc log "  write/read ibus space (MMU SAR SM I regs) via bwm/brm"
19
$cpu cp -wal 0172240 \
20
        -bwm {012340 012342 012344}
21
 
22
$cpu cp -wal 0172240 \
23
        -brm 3 -edata {012340 012342 012344}
24
 
25 28 wfjm
rlc log "  write/read ibus space (MMU SAR SM I regs) via wibr/ribr"
26
$cpu cp -ribr 0172240 -edata 012340 \
27
        -ribr 0172242 -edata 012342 \
28
        -ribr 0172244 -edata 012344
29
$cpu cp -wibr 0172240 022340 \
30
        -wibr 0172242 022342 \
31
        -wibr 0172244 022344
32
$cpu cp -ribr 0172240 -edata 022340 \
33
        -ribr 0172242 -edata 022342 \
34
        -ribr 0172244 -edata 022344
35
 
36
rlc log "  membe with wibr (non sticky)"
37
$cpu cp -wibr 0172240 0x0100 \
38
        -wibr 0172242 0x0302 \
39
        -wibr 0172244 0x0504
40
rlc log "    membe = 0 (no byte selected)"
41
$cpu cp -wmembe 0 \
42
        -wibr 0172242 0xffff \
43
        -rmembe -edata 0x03 \
44
        -ribr 0172242 -edata 0x0302
45
rlc log "    membe = 1 (lsb selected)"
46
$cpu cp -wmembe 0x01 \
47
        -wibr 0172242 0xffaa \
48
        -rmembe -edata 0x03 \
49
        -ribr 0172242 -edata 0x03aa
50
rlc log "    membe = 2 (msb selected)"
51
$cpu cp -wmembe 0x02 \
52
        -wibr 0172242 0xbbff \
53
        -rmembe -edata 0x03 \
54
        -ribr 0172242 -edata 0xbbaa
55
 
56
$cpu cp -ribr 0172240 -edata 0x0100 \
57
        -ribr 0172242 -edata 0xbbaa \
58
        -ribr 0172244 -edata 0x0504
59
 
60
rlc log "  membe with wibr (sticky)"
61
$cpu cp -wibr 0172240 0x1110 \
62
        -wibr 0172242 0x1312 \
63
        -wibr 0172244 0x1514
64
 
65
rlc log "    membe = 0 + stick (no byte selected)"
66
$cpu cp -wmembe 0 -stick \
67
        -wibr 0172242 0xffff \
68
        -rmembe -edata 0x04 \
69
        -ribr 0172242 -edata 0x1312
70
 
71
rlc log "    membe = 1 + stick (lsb selected)"
72
$cpu cp -wmembe 1 -stick \
73
        -wibr 0172240 0xffaa \
74
        -rmembe -edata 0x05 \
75
        -wibr 0172242 0xffbb \
76
        -rmembe -edata 0x05 \
77
        -wibr 0172244 0xffcc \
78
        -rmembe -edata 0x05
79
$cpu cp -ribr 0172240 -edata 0x11aa \
80
        -ribr 0172242 -edata 0x13bb \
81
        -ribr 0172244 -edata 0x15cc
82
 
83
rlc log "    membe = 2 + stick (msb selected)"
84
$cpu cp -wmembe 2 -stick \
85
        -wibr 0172240 0xccff \
86
        -rmembe -edata 0x06 \
87
        -wibr 0172242 0xbbff \
88
        -rmembe -edata 0x06 \
89
        -wibr 0172244 0xaaff \
90
        -rmembe -edata 0x06
91
$cpu cp -ribr 0172240 -edata 0xccaa \
92
        -ribr 0172242 -edata 0xbbbb \
93
        -ribr 0172244 -edata 0xaacc
94
rlc log "    membe = 3 again"
95
$cpu cp -wmembe 3 \
96
        -rmembe -edata 0x03
97
 
98 22 wfjm
# --------------------------------------------------------------------

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.