OpenCores
URL https://opencores.org/ocsvn/w11/w11/trunk

Subversion Repositories w11

[/] [w11/] [tags/] [w11a_V0.74/] [doc/] [FILES.txt] - Blame information for rev 11

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 11 wfjm
# $Id: README.txt 376 2011-04-17 12:24:07Z mueller $
2 5 wfjm
 
3
Release notes for w11a
4
 
5
  Table of content:
6
 
7
  1. Documentation
8
  2. Files
9
  3. Change Log
10
 
11
 
12 9 wfjm
1. Documentation -------------------------------------------------------------
13 5 wfjm
 
14
  More detailed information on installation, build and test can be found
15
  in the doc directory, specifically
16
 
17
    * README.txt: release notes
18
    * INSTALL.txt: installation and building test benches and systems
19
    * w11a_tb_guide.txt: running test benches
20
    * w11a_os_guide.txt: booting operating systems
21 6 wfjm
    * w11a_known_issues.txt: known differences, limitations and issues
22 5 wfjm
 
23 9 wfjm
2. Files ---------------------------------------------------------------------
24 5 wfjm
 
25
   doc                          Documentation
26
   rtl                          VHDL sources
27
   rtl/bplib                    - board and component support libs
28
   rtl/bplib/issi                 - for ISSI parts
29
   rtl/bplib/micron               - for Micron parts
30
   rtl/bplib/nexys2               - for Digilent Nexsy2 board
31
   rtl/bplib/s3board              - for Digilent S3BOARD
32
   rtl/ibus                     - ibus devices (UNIBUS peripherals)
33
   rtl/sys_gen                  - top level designs
34 11 wfjm
   rtl/sys_gen/tst_rlink          - top level designs for an rlink tester
35
   rtl/sys_gen/tst_rlink/nexys2     - rlink tester system for Digilent Nexsy2
36 5 wfjm
   rtl/sys_gen/w11a               - top level designs for w11a SoC
37
   rtl/sys_gen/w11a/nexys2          - w11a SoC for Digilent Nexsy2
38
   rtl/sys_gen/w11a/s3board         - w11a SoC for Digilent S3BOARD
39
   rtl/vlib                     - VHDL component libs
40
   rtl/vlib/comlib                - communication
41
   rtl/vlib/genlib                - general
42
   rtl/vlib/memlib                - memory
43 9 wfjm
   rtl/vlib/rbus                  - rri: rbus
44
   rtl/vlib/rlink                 - rri: rlink
45 5 wfjm
   rtl/vlib/serport               - serial port (UART)
46
   rtl/vlib/simlib                - simulation helper lib
47
   rtl/vlib/xlib                  - Xilinx specific components
48
   rtl/w11a                     - w11a core
49
   tools                        helper programs
50
   tools/bin                    - scripts and binaries
51 11 wfjm
   tools/dox                    - Doxygen documentation configuration
52
   tools/make                   - make includes
53
   tools/src                    - C++ sources
54
   tools/src/librlink             - basic rlink interface
55
   tools/src/librlinktpp          - C++ to tcl binding for rlink interface
56
   tools/src/librtools            - general support classes and methods
57
   tools/src/librtcltools         - support classes to implement Tcl bindings
58
   tools/src/librutiltpp          - Tcl support commands implemented in C++
59
   tools/tcl                    - Tcl scripts
60 5 wfjm
 
61 9 wfjm
3. Change Log ----------------------------------------------------------------
62 5 wfjm
 
63 11 wfjm
- trunk (2011-04-17: svn rev 11(oc) 376(wfjm); untagged w11a_V0.53) ++++++++++
64 6 wfjm
 
65 9 wfjm
  - Summary
66 11 wfjm
    - Introduce C++ and Tcl based backend server. A set of C++ classes provide
67
      the basic rlink communication promitives. Additional glue classes provide
68
      a Tcl binding. This first phase contains the basic functionality needed
69
      to control simple test benches.
70
    - add an 'rlink exerciser' (tst_rlink) and a top level design for a Nexys2
71
      board (sys_tst_rlink_n2) and a test suite implemented in Tcl.
72
 
73
  - Note: No functional changes in w11a core and I/O system at this point!
74
          The w11a demonstrator systems are still operated with the old
75
          backend code (pi_rri).
76
 
77
  - New features
78
    - new directory trees for
79
      - C++ sources of backend (plus make and doxygen documentation support)
80
        - tools/dox                - Doxygen documentation configuration
81
        - tools/make               - make includes
82
        - tools/src/librlink       - basic rlink interface
83
        - tools/src/librlinktpp    - C++ to tcl binding for rlink interface
84
        - tools/src/librtools      - general support classes and methods
85
        - tools/src/librtcltools   - support classes to implement Tcl bindings
86
        - tools/src/librutiltpp    - Tcl support commands implemented in C++
87
      - VHDL sources of an 'rlink exerciser'
88
        - rtl/sys_gen/tst_rlink    - top level designs for an rlink tester
89
        - rtl/sys_gen/tst_rlink/nexys2  - rlink tester system for Nexsy2 board
90
      - Tcl sources of 'rlink exerciser'
91
        - tools/tcl/rlink          - defs and proc's for basic rlink functions
92
        - tools/tcl/rutil          - general support procs
93
        - tools/tcl/rbtest         - defs and proc's for rbd_tester
94
        - tools/tcl/rbbram         - defs and proc's for rbd_bram
95
        - tools/tcl/rbmoni         - defs and proc's for rbd_rbmon
96
        - tools/tcl/rbs3hio        - defs and proc's for s3_humanio_rbus
97
        - tools/tcl/tst_rlink      - defs and proc's for tst_rlink
98
    - new modules
99
      - rtl/vlib/rbus
100
        - rbd_bram     - rbus bram test target
101
        - rbd_eyemon   - eye monitor for serport's
102
        - rbd_rbmon    - rbus monitor
103
        - rbd_tester   - rbus tester
104
        - rbd_timer    - usec precision timer
105
      - rtl/vlib/memlib
106
        - additional wrappers for distributed and block memories added
107
      - tools/bin
108
        - ti_rri: Tcl driver for rlink tests and servers (will replace pi_rri)
109
 
110
- trunk (2011-01-02: svn rev 9(oc) 352(wfjm); untagged w11a_V0.52) +++++++++++
111
 
112
  - Summary
113
    - Introduce rbus protocol V3
114 9 wfjm
    - reorganize rbus and rlink modules, many renames
115
 
116 8 wfjm
  - Changes
117
    - module renames:
118 9 wfjm
      - the rri (remote-register-interface) components were re-organized and
119
        cleanly separated into rbus and rlink components:
120
          rri/rb_sres_or_*              -> rbus/rb_sres_or_*
121
          rri/rri_core                  -> rlink/rlink_core
122
          rri/rri_base_serport          -> rlink/rlink_base_serport
123
          rri/rrilib                    -> rbus/rblib
124
                                        -> rlink/rlinklib
125
          rri/rri_serport               -> rlink/rlink_serport
126
          rri/tb/rritb_sres_or_mon      -> rbus/rb_sres_or_mon
127
      - the rri test bench monitors were reorganized and renamed
128
          rri/tb/rritb_cpmon            -> rlink/rlink_mon
129
          rri/tb/rritb_cpmon_sb         -> rlink/rlink_mon_sb
130
          rri/tb/rritb_rbmon            -> rbus/rb_mon
131
          rri/tb/rritb_rbmon_sb         -> rbus/rb_mon_sb
132
      - the rri low level test bench were also renamed
133
          rri/tb/tb_rri                 -> rlink/tb/tb_rlink
134
          rri/tb/tb_rri_core            -> rlink/tb/tb_rlink_direct
135
          rri/tb/tb_rri_serport         -> rlink/tb/tb_rlink_serport
136
      - the base modules for rlink+cext based test benches were renamed
137
          rri/tb/rritb_core_cm          -> rlink/tb/tbcore_rlink_dcm
138
          rri/tb/rritb_core             -> rlink/tb/tbcore_rlink
139
          rri/tb/vhpi_rriext            -> rlink/tb/rlink_cext_vhpi
140
          rri/tb/cext_rriext.c          -> rlink/tb/rlink_cext.c
141
 
142
      - other rri/rbus related renames
143
          bplib/s3board/s3_humanio_rri  -> s3_humanio_rbus
144
          w11a/pdp11_core_rri           -> pdp11_core_rbus
145
 
146
      - other renames
147
          w11a/tb/tb_pdp11_core         -> tb_pdp11core
148
 
149
    - signal renames:
150
      - rlink interface (defined in rlink/rlinklib.vhd):
151
        - rename rlink port signals:
152
          CP_*  -> RL_*
153
        - rename status bit names to better reflect their usage in v3:
154
          ccrc  -> cerr   - indicates cmd crc error or other cmd level abort
155
          dcrc  -> derr   - indicates data crc error or other data level abort
156
          ioto  -> rbnak  - indicates rbus abort, either no ack or timeout
157
          ioerr -> rberr  - indicates that rbus err flag was set
158
 
159
    - migrate to rbus protocol verion 3
160
      - in rb_mreq use now aval,re,we instead of req,we
161
      - basic rbus transaction now takes 2 cycles, one for address select, one
162
        for data exchange. Same concept and reasoning behind as in ibus V2.
163
 
164
    - vlib/rlink/rlink_core
165
      - cerr and derr state flags now set on command or data crc errors as well
166
        as on eop/nak aborts when command or wblk data is received.
167
      - has now 'monitor port', RL_MONI.
168
      - RL_FLUSH port removed, the flush logic is now in rlink_serport
169
 
170
    - restructured rlink modules
171
      - rlink_core is the rlink protocol engine with a 9 bit wide interface
172
      - rlink_rlb2rl (new) is an adapter to a byte wide interface
173
      - rlink_base (new) combines rlink_core and rlink_rlb2rl
174
      - rlink_serport (re-written) is an adapter to a serial interface
175
      - rlink_base_serport (renamed) combines rlink_base and rlink_serport
176
 
177
  - New features
178
    - vlib/rbus
179
      - added several rbus devices useful for debugging
180
        - rbd_tester: test target, used for example in test benches
181
 
182 11 wfjm
- trunk (2010-11-28: svn rev 8(oc) 341(wfjm); untagged w11a_V0.51) +++++++++++
183 9 wfjm
 
184
  - Summary
185 11 wfjm
    - Introduce ibus protocol V2
186 9 wfjm
    - Nexys2 systems use DCM
187
    - sys_w11a_n2 now runs with 58 MHz
188
 
189
  - Changes
190
    - module renames:
191 8 wfjm
      - in future 'box' is used for large autonomous blocks, therefore use
192
        the term unit for purely sequential logic modules:
193
          pdp11_abox -> pdp11_ounit
194
          pdp11_dbox -> pdp11_aunit
195
          pdp11_lbox -> pdp11_lunit
196
          pdp11_mbox -> pdp11_munit
197 6 wfjm
 
198 8 wfjm
    - signal renames:
199
      - renamed RRI_LAM -> RB_LAM in all ibus devices
200
      - renamed CLK     -> I_CLK50 in all top level nexys2 and s3board designs
201
 
202
    - migrate to ibus protocol verion 2
203
      - in ib_mreq use now aval,re,we,rmw instead of req,we,dip
204
      - basic ibus transaction now takes 2 cycles, one for address select, one
205 9 wfjm
        for data exchange. This avoids too long logic paths in the ibus logic.
206 8 wfjm
 
207
  - New features
208
    - ibus
209
      - added ib_sres_or_mon to check for miss-behaving ibus devices
210
      - added ib_sel to encapsulate address select logic
211
    - nexys2 systems
212
      - now DCM derived system clock supported
213
      - sys_gen/w11a/nexys2
214
        - sys_w11a_n2 now runs with 58 MHz clksys
215
 
216
  - Bug fixes
217
    - rtl/vlib/Makefile.xflow: use default .opt files under rtl/vlib again.
218
 
219 11 wfjm
- w11a_V0.5 (2010-07-23) +++++++++++++++++++++++++++++++++++++++++++++++++++++
220 6 wfjm
 
221 5 wfjm
  Initial release with
222
  - w11a CPU core
223
  - basic set of peripherals: kw11l, dl11, lp11, pc11, rk11/rk05
224
  - just for fun: iist (not fully implemented and tested yet)
225
  - two complete system configurations with
226
    - for a Digilent S3BOARD    rtl/sys_gen/w11a/s3board/sys_w11a_s3
227
    - for a Digilent Nexys2     rtl/sys_gen/w11a/nexys2/sys_w11a_n2

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.