OpenCores
URL https://opencores.org/ocsvn/w11/w11/trunk

Subversion Repositories w11

[/] [w11/] [tags/] [w11a_V0.74/] [rtl/] [bplib/] [nexys4/] [tb/] [tb_nexys4_cram.vbom] - Blame information for rev 38

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 29 wfjm
# Not meant for direct top level usage. Used with
2
# tb_nexys4_(....)[_ssim].vbom and config
3
# lines to generate the different cases.
4
#
5
# libs
6
../../../vlib/slvtypes.vhd
7
../../../vlib/rlink/rlinklib.vbom
8
../../../vlib/xlib/xlib.vhd
9
../nexys4lib.vhd
10
../../../vlib/simlib/simlib.vhd
11
../../../vlib/simlib/simbus.vhd
12
${sys_conf := sys_conf_sim.vhd}
13
# components
14
../../../vlib/simlib/simclk.vbom
15
../../../vlib/simlib/simclkcnt.vbom
16 35 wfjm
../../../vlib/rlink/tbcore/tbcore_rlink.vbom
17
../../../vlib/xlib/tb/s7_cmt_sfs_tb.vbom
18 29 wfjm
tb_nexys4_core.vbom
19 37 wfjm
../../../vlib/simlib/simbididly.vbom
20 29 wfjm
../../micron/mt45w8mw16b.vbom
21 35 wfjm
../../../vlib/serport/tb/serport_master_tb.vbom
22 36 wfjm
${nexys4_cram_aif := nexys4_cram_dummy.vbom}  -UUT
23 29 wfjm
# design
24
tb_nexys4_cram.vhd
25
@top:tb_nexys4_cram

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.