OpenCores
URL https://opencores.org/ocsvn/w11/w11/trunk

Subversion Repositories w11

[/] [w11/] [tags/] [w11a_V0.74/] [rtl/] [bplib/] [nxcramlib/] [tb/] [Makefile.ise] - Blame information for rev 40

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 37 wfjm
# $Id: Makefile.ise 788 2016-07-16 22:23:23Z mueller $
2 16 wfjm
#
3
#  Revision History:
4
# Date         Rev Version  Comment
5 29 wfjm
# 2015-01-24   637   1.0.2  use nexys3 as default XTW_BOARD
6 25 wfjm
# 2014-07-27   545   1.0.1  make reference board configurable via XTW_BOARD
7 16 wfjm
# 2011-11-26   433   1.0    Initial version (cloned)
8
#
9 37 wfjm
EXE_all  = tb_nx_cram_memctl_as
10
EXE_all += list_cram_delay
11 16 wfjm
#
12 25 wfjm
ifndef XTW_BOARD
13 29 wfjm
  XTW_BOARD=nexys3
14 25 wfjm
endif
15 35 wfjm
include ${RETROBASE}/rtl/make_ise/xflow_default_$(XTW_BOARD).mk
16 16 wfjm
#
17
.PHONY : all all_ssim all_tsim clean
18
#
19
all      : $(EXE_all)
20
all_ssim : $(EXE_all:=_ssim)
21
all_tsim : $(EXE_all:=_tsim)
22
#
23
clean : ise_clean ghdl_clean isim_clean
24
#
25
#-----
26
#
27 35 wfjm
include ${RETROBASE}/rtl/make_ise/generic_ghdl.mk
28
include ${RETROBASE}/rtl/make_ise/generic_isim.mk
29
include ${RETROBASE}/rtl/make_ise/generic_xflow.mk
30 16 wfjm
#
31
VBOM_all = $(wildcard *.vbom)
32
#
33 19 wfjm
ifndef DONTINCDEP
34 16 wfjm
include $(VBOM_all:.vbom=.dep_xst)
35
include $(VBOM_all:.vbom=.dep_ghdl)
36
include $(VBOM_all:.vbom=.dep_isim)
37
include $(wildcard *.o.dep_ghdl)
38 19 wfjm
endif
39 16 wfjm
#

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.