URL https://opencores.org/ocsvn/w11/w11/trunk

Subversion Repositories w11

[/] [w11/] [tags/] [w11a_V0.74/] [rtl/] [bplib/] [nxcramlib/] [tb/] [tb_nx_cram_memctl.vbom] - Blame information for rev 40

Go to most recent revision | Details | Compare with Previous | View Log


# Not meant for direct top level usage. Used with
# tb_nx_cram_memctl_(....)[_ssim].vbom and config
# lines to generate the different cases.
#
# libs
../../../vlib/slvtypes.vhd
../../../vlib/simlib/simlib.vhd
# components
../../../vlib/simlib/simclk.vbom
../../../vlib/simlib/simclkcnt.vbom
../../micron/mt45w8mw16b.vbom
${uut := tbd_nx_cram_memctl_as.vbom}  -UUT
# design
tb_nx_cram_memctl.vhd
@top:tb_nx_cram_memctl

Line No.	Rev	Author	Line
1	16	wfjm	`# Not meant for direct top level usage. Used with`
2			`# tb_nx_cram_memctl_(....)[_ssim].vbom and config`
3			`# lines to generate the different cases.`
4			`#`
5			`# libs`
6			`../../../vlib/slvtypes.vhd`
7			`../../../vlib/simlib/simlib.vhd`
8			`# components`
9			`../../../vlib/simlib/simclk.vbom`
10	17	wfjm	`../../../vlib/simlib/simclkcnt.vbom`
11	16	wfjm	`../../micron/mt45w8mw16b.vbom`
12	36	wfjm	`${uut := tbd_nx_cram_memctl_as.vbom} -UUT`
13	16	wfjm	`# design`
14			`tb_nx_cram_memctl.vhd`
15			`@top:tb_nx_cram_memctl`

Browse

Tools

Subversion Repositories w11

[/] [w11/] [tags/] [w11a_V0.74/] [rtl/] [bplib/] [nxcramlib/] [tb/] [tb_nx_cram_memctl.vbom] - Blame information for rev 40