OpenCores
URL https://opencores.org/ocsvn/w11/w11/trunk

Subversion Repositories w11

[/] [w11/] [tags/] [w11a_V0.74/] [rtl/] [sys_gen/] [tst_sram/] [nexys4/] [sys_conf.vhd] - Blame information for rev 40

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 37 wfjm
-- $Id: sys_conf.vhd 788 2016-07-16 22:23:23Z mueller $
2
--
3
-- Copyright 2013-2016 by Walter F.J. Mueller <W.F.J.Mueller@gsi.de>
4
--
5
-- This program is free software; you may redistribute and/or modify it under
6
-- the terms of the GNU General Public License as published by the Free
7
-- Software Foundation, either version 2, or at your option any later version.
8
--
9
-- This program is distributed in the hope that it will be useful, but
10
-- WITHOUT ANY WARRANTY, without even the implied warranty of MERCHANTABILITY
11
-- or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
12
-- for complete details.
13
--
14
------------------------------------------------------------------------------
15
-- Package Name:   sys_conf
16
-- Description:    Definitions for sys_tst_sram_n4 (for synthesis)
17
--
18
-- Dependencies:   -
19
-- Tool versions:  ise 14.5-14.7; viv 2014.4-2016.2; ghdl 0.29-0.33
20
-- Revision History: 
21
-- Date         Rev Version  Comment
22
-- 2016-07-16   788   1.2    use cram_*delay functions to determine delays
23
-- 2016-06-18   775   1.1.1  use PLL for clkser_gentype
24
-- 2016-03-29   756   1.1    use serport_2clock2 -> define clkser
25
-- 2013-09-21   534   1.0    Initial version 
26
------------------------------------------------------------------------------
27
 
28
library ieee;
29
use ieee.std_logic_1164.all;
30
 
31
use work.slvtypes.all;
32
use work.nxcramlib.all;
33
 
34
package sys_conf is
35
 
36
  constant sys_conf_clksys_vcodivide   : positive :=   1;
37
  constant sys_conf_clksys_vcomultiply : positive :=   1;   -- vco  --- MHz
38
  constant sys_conf_clksys_outdivide   : positive :=   1;   -- sys  100 MHz
39
  constant sys_conf_clksys_gentype     : string   := "MMCM";
40
  -- dual clock design, clkser = 120 MHz
41
  constant sys_conf_clkser_vcodivide   : positive :=   1;
42
  constant sys_conf_clkser_vcomultiply : positive :=  12;   -- vco 1200 MHz
43
  constant sys_conf_clkser_outdivide   : positive :=  10;   -- sys  120 MHz
44
  constant sys_conf_clkser_gentype     : string   := "PLL";
45
 
46
  constant sys_conf_ser2rri_defbaud : integer := 115200;   -- default 115k baud
47
 
48
  -- derived constants
49
 
50
  constant sys_conf_clksys : integer :=
51
    ((100000000/sys_conf_clksys_vcodivide)*sys_conf_clksys_vcomultiply) /
52
    sys_conf_clksys_outdivide;
53
  constant sys_conf_clksys_mhz : integer := sys_conf_clksys/1000000;
54
 
55
  constant sys_conf_clkser : integer :=
56
     ((100000000/sys_conf_clkser_vcodivide)*sys_conf_clkser_vcomultiply) /
57
    sys_conf_clkser_outdivide;
58
  constant sys_conf_clkser_mhz : integer := sys_conf_clkser/1000000;
59
 
60
  constant sys_conf_ser2rri_cdinit : integer :=
61
    (sys_conf_clkser/sys_conf_ser2rri_defbaud)-1;
62
 
63
  constant sys_conf_memctl_read0delay : positive :=
64
              cram_read0delay(sys_conf_clksys_mhz);
65
  constant sys_conf_memctl_read1delay : positive :=
66
              cram_read1delay(sys_conf_clksys_mhz);
67
  constant sys_conf_memctl_writedelay : positive :=
68
              cram_writedelay(sys_conf_clksys_mhz);
69
 
70
end package sys_conf;

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.