URL
https://opencores.org/ocsvn/w11/w11/trunk
Go to most recent revision |
Details |
Compare with Previous |
View Log
| Line No. |
Rev |
Author |
Line |
| 1 |
37 |
wfjm |
# libs
|
| 2 |
|
|
../../../vlib/slvtypes.vhd
|
| 3 |
|
|
../../../vlib/xlib/xlib.vhd
|
| 4 |
|
|
../../../vlib/genlib/genlib.vhd
|
| 5 |
|
|
../../../vlib/serport/serportlib.vbom
|
| 6 |
|
|
../../../vlib/rbus/rblib.vhd
|
| 7 |
|
|
../../../vlib/rbus/rbdlib.vhd
|
| 8 |
|
|
../../../vlib/rlink/rlinklib.vbom
|
| 9 |
|
|
../../../bplib/bpgen/bpgenlib.vbom
|
| 10 |
|
|
../../../bplib/s3board/s3boardlib.vbom
|
| 11 |
|
|
../../../bplib/nxcramlib/nxcramlib.vhd
|
| 12 |
|
|
${sys_conf := sys_conf.vbom}
|
| 13 |
|
|
# components
|
| 14 |
|
|
[xst,vsyn]../../../vlib/xlib/s7_cmt_sfs_unisim.vbom
|
| 15 |
|
|
[ghdl,isim,vsim]../../../vlib/xlib/s7_cmt_sfs_gsim.vbom
|
| 16 |
|
|
../../../vlib/genlib/clkdivce.vbom
|
| 17 |
|
|
../../../bplib/bpgen/bp_rs232_4line_iob.vbom
|
| 18 |
|
|
../../../bplib/bpgen/sn_humanio.vbom
|
| 19 |
|
|
../../../vlib/rlink/rlink_sp2c.vbom
|
| 20 |
|
|
../tst_sram.vbom
|
| 21 |
|
|
../../../bplib/nxcramlib/nx_cram_memctl_as.vbom
|
| 22 |
|
|
../../../vlib/rbus/rbd_usracc.vbom
|
| 23 |
|
|
../../../vlib/rbus/rb_sres_or_4.vbom
|
| 24 |
|
|
# design
|
| 25 |
|
|
sys_tst_sram_n4.vhd
|
| 26 |
|
|
@ucf_cpp: sys_tst_sram_n4.ucf
|
| 27 |
|
|
@xdc:../../../bplib/nexys4/nexys4_pclk.xdc
|
| 28 |
|
|
@xdc:../../../bplib/nexys4/nexys4_pins.xdc
|
| 29 |
|
|
@xdc:../../../bplib/nexys4/nexys4_pins_cram.xdc
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.