OpenCores
URL https://opencores.org/ocsvn/w11/w11/trunk

Subversion Repositories w11

[/] [w11/] [tags/] [w11a_V0.74/] [rtl/] [sys_gen/] [tst_sram/] [nexys4/] [sys_tst_sram_n4.vmfset] - Blame information for rev 40

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 37 wfjm
# $Id: sys_tst_sram_n4.vmfset 785 2016-07-10 12:22:41Z mueller $
2
#
3
# ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
4
[syn]
5
# false_path -hold ignored by synth ----------------------------
6
I [Designutils 20-1567]                                         # generic
7
 
8
# port driven by constant --------------------------------------
9
i [Synth 8-3917] O_RGBLED0[\d]                                  # OK 2016-06-05
10
 
11
# tying undriven pin to constant -------------------------------
12
# upper 8 LEDs unused                                           # OK 2016-06-05
13
i [Synth 8-3295] HIO:LED[\d*]
14
# only few LAMs used                                            # OK 2016-06-05
15
i [Synth 8-3295] RLINK:RB_LAM[\d*]
16
 
17
# unconnected ports --------------------------------------------
18
I [Synth 8-3331] RB_MREQ                                        # generic
19
# --> I_MEM_WAIT not used by current nx_cram_memctl_as          # OK 2016-06-05
20
i [Synth 8-3331] nx_cram_memctl_as.*I_MEM_WAIT
21
# --> MEM_ACK_W not used by current tst_sram                    # OK 2016-06-05
22
i [Synth 8-3331] tst_sram.*MEM_ACK_W
23
# --> rlink_sp2c doesn't use CE_USEC and CE_MSEC                # OK 2016-06-05
24
i [Synth 8-3331] rlink_sp2c.*CE_(USEC|MSEC)
25
 
26
# unused sequential element ------------------------------------
27
I [Synth 8-3332] R_LREGS_reg[attn][\d*]                         # generic
28
# --> many HIO pins not used                                    # OK 2016-06-05
29
i [Synth 8-3332] HIO/IOB_LED/R_DO_reg[\d*]
30
i [Synth 8-3332] HIO/IOB_(SWI|BTN)/R_DI_reg[\d*]
31
i [Synth 8-3332] HIO/DEB.DEB_(SWI|BTN)/R_REGS_reg[(dref|dout|dchange)][\d*]
32
# --> monitor outputs moneop,monattn currently not used         # OK 2016-06-05
33
i [Synth 8-3332] RLINK/CORE/RL/R_LREGS_reg[moneop]
34
i [Synth 8-3332] RLINK/CORE/RL/R_LREGS_reg[monattn]
35
# --> only RB_STAT 0,1 used by tst_sram                         # OK 2016-06-05
36
i [Synth 8-3332] RLINK/CORE/RL/R_BREGS_reg[stat][(2|3)]
37
# --> CE_USEC isn't used (also not in rlink_sp2c)               # OK 2016-06-05
38
i [Synth 8-3332] CLKDIV_CLK/R_REGS_reg[usec]
39
# --> CES_USEC isn't used                                       # OK 2016-06-05
40
i [Synth 8-3332] CLKDIV_CLKS/R_REGS_reg[usec]
41
 
42
# ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
43
[imp]
44
I [Vivado 12-2489]                                # multiple of 1 ps
45
I [Physopt 32-742]                                # BRAM Flop Optimization

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.